

1SP0635V2A0D SCALE-2 Driver Family

Plug-and-Play Gate Driver for Driving
IGBT Modules up to 3300 V via
Versatile Fiber-Optic Interface

Product Highlights

Highly Integrated, Compact Footprint

- Ready-to-use gate driver solution for power modules up to 3300 V blocking voltage
- Single-channel gate driver
- 35 A peak output gate current
- 2.5 W output power at maximum operating temperature
- -40 °C to +85 °C operating ambient temperature range
- Optical status indicator

Protection / Safety Features

- Short-circuit protection
- Dynamic Advanced Active Clamping (DA²C)
- Undervoltage lock-out (UVLO) protection
- NTC temperature sensing
- DC-link voltage measurement
- Gate monitoring
- Double-sided conformally coated (ELPEGUARD SL 1307 FLZ/4 from Lackwerke Peters)
- RoHS compliant

Applications

- Railway inverter
- Industrial drives
- Other industrial applications

Description

The Plug-and-Play 1SP0635V2A0D gate driver is a compact single-channel intelligent gate driver designed for operation of power modules with a blocking voltage of up to 3300 V. It features a versatile fiber-optic interface.

The driver provides real-time status updates via UART-formatted digital bit stream connectivity for short circuits, gate monitoring, UVLO, and DC-link voltage and temperature measurements. It is also coupled with analog monitoring through optical indicators for fault detection and troubleshooting. Engineered for high-power performance, this intelligent driver offers programmable capabilities for tailored control, ensuring efficiency and reliability in diverse applications.

The 1SP0635V2A0D is designed to work with an isolated DC-DC converter ISO6125R-33, which needs to be purchased separately as it is not integrated into the driver.

Power Integrations' Dynamic Advanced Active Clamping allows an extended DC-link voltage range to support the IGBT off-state for up to 60 seconds. This is ideal for railway and regenerating applications.




Figure 1. Product Photo of 1SP0635V2A0D.

Pin Functional Description




Figure 2. 1SP0635V2A0D Interfaces.

Connector X1

ERNI interface to connect 1SP0635V2A0D driver to the external DC-DC converter ISO6125R-33.

Part number: ERNI 504255-E, 4 pin, right angle.

VDC (Pins 2, 3)

These pins are the 25 V supply voltage connection for the external DC-DC converter.

GND (Pins 1, 4)

These pins are the connection for the supply ground potential.

Connector X2

Quick FIT terminal to DC-link measuring input

Part number: Ettinger 019.25.131.

Connector X3

ERNI interface for NTC measurement.

Part number: ERNI 504235-E, 2 pin, right angle.

NTC (Pin 1)

This pin is the first NTC terminal.

GND (Pin 2)

This pin is the second NTC terminal.

Connection to Semiconductor

Terminal G

Gate contact of IGBT.

Terminal E

Auxiliary emitter contact of IGBT.

Terminal C

Auxiliary collector contact of IGBT.

Fiber-Optic Interface

The driver to external controller (fiber optic receiver and transmitter).

OIN (Receiver)

This fiber optic receiver is the command input.

Part number: Broadcom HFBR-2522ETZ

OOUT (Transmitter)

This fiber optic transmitter is the status output.

Part number: Broadcom AFBR-1529Z

Optical Indicators

For easy verification of the operation of the gate driver.

D1

White LED for monitoring the power supply. The indicator is turned on when the driver is supplied with voltage.

D2

Green LED for monitoring the status of optic input. The indicator is turned on when the driver receives a turn-on command.

D3

Red LED for monitoring the fault status or warning status.

The LED is turned ON and keeps to light ON upon a fault or warning detected by the driver (i.e. VCE-short-circuit detection (SC_VCE), undervoltage monitoring high (UVLO_POS) or low (UVLO_NEG), self-test (ST), gate monitoring high (VGE_STAT_HI) or low (VGE_STAT_LO)).

The LED is turned OFF at the next turn-on command under the condition that all fault or warning conditions are cleared.

Undervoltage Detection

In the event of an undervoltage fault being detected on either the VDC-VEE or GND-VEE supply voltages (positive and negative voltage partitions are generated via an internal VEE-regulator, where VEE is the emitter potential of the IGBT module), the fault status remains active and the driver is locked for as long as the undervoltage remains. In case the VDC-VEE or the VEE-GND goes in undervoltage, the status bit UVLO_POS respectively UVLO_NEG of the status register is set to binary '1' after a delay time response of $t_{UVLO(LH)}$.

The status bits are cleared after the fault status has disappeared and the IGBT can be turned on again by applying a positive edge to the fiber-optic input after a successive blocking time t_{BLK} has elapsed. The fault status LED is also set upon fault detection.

Gate Monitoring Warning Detection

In case the gate-emitter voltage does not exceed the threshold $V_{GE_mon(ON)}$ after a delay time $t_{GE_mon(FILTER)}$ following the turn-on command, the warning status bit VGE_STAT_HI of the status register is set to binary '1' and transferred to the fiber optic transmitter with a delay of the response time $t_{GM(LH)}$.

In case the gate-emitter voltage does not get lower than the threshold $V_{GE_mon(OFF)}$ after a delay time $t_{GE_mon(FILTER)}$ following the turn-off command, the warning status bit VGE_STAT_LO of the status register is set to binary '1' and transferred to the fiber optic transmitter with a delay of the response time $t_{GM(LH)}$.

Note that the turn-on monitoring is only active in on-state and the turn-off monitoring in off-state. The fault status LED is also enabled upon gate monitoring warning detection. Figure 7 illustrates the gate monitoring timing during turn-on, while the fiber-optic register bit in normal operation mode is shown in Figure 8.

DC-Link Voltage Monitoring

The driver comprises an input to measure the DC-link voltage referred to the emitter voltage. This feature is only available for the low-side driver of a 2-level converter. The X2 connector has to be connected to a high-voltage-rated external resistor with resistance value of 4.32 MΩ (e.g. 16x 270 kΩ) to the DC-link source.

The measured DC-link value is transferred to the optical transmitter OOUT through the DLK[11.0] data bit fields at a rate of S_{DLK} . The response time to reach 95% of the measured value is given by t_{DLK} . Both measuring range V_{DLK_RANGE} and output resolution V_{DLK_RES} are specified according to a specific value of external resistance (refer to characteristics section).

Please note the following:

- The connection between the low-voltage terminal of the external resistor and the connector X2 must be kept as short as possible (less than 5 cm) to limit unwanted coupling effects that may impact the DC-link measurement.
- For the high-side driver, the X2 input must be either left unconnected or connected to the driver emitter, and the data bit fields DLK[11.0] returned by the optical transmitted ignored.

PCB NTC Temperature Monitoring

The driver is assembled with a thermistor measuring the driver's PCB temperature. The measured temperature value is transferred to the optical transmitter OOUT through the DAT[11.0] data bit fields at a rate of S_{NTC1} (for the data format, refer to the sub-section "NTC Temperature" of the "Protocol section"). The response time to reach 95% of the measured value is t_{NTC1} . The measuring range is defined by the parameter V_{NTC1_RANGE} and measuring output resolution is defined by the parameter V_{NTC1_RES} .

External NTC Temperature Monitoring

The driver comprises a connector (X3) available for connecting an external NTC thermistor for measuring for instance heatsink temperature. The measured external temperature value is transferred to the optical transmitter OOUT through the DAT[11.0] data bit field at a rate of S_{NTC2} (for the data format, refer to sub-section "NTC Temperature" of the "Protocol section"). The response time to reach 95% of the measured value is given by t_{NTC2} . The measuring range is defined by the parameter V_{NTC2_RANGE} and measuring output resolution is defined by the parameter V_{NTC2_RES} . The NTC shall be electrically isolated according to the system isolation requirements. Both external NTC terminals shall not be connected to any external potential such as the emitter or the collector. In case the external NTC is unused, the connector X3 shall be left unconnected. A Missing or unconnected NTC thermistor will generate a constant negative full-scale value in the DAT[11.0] data bit field.

Dynamic Advanced Active Clamping (DA²C)

Active clamping acts to partially turn on the IGBT if the collector-emitter voltage exceeds a predefined threshold. The IGBT is then kept in linear operation. Basic active clamping topologies implement a single feedback path from the IGBT's collector through transient voltage suppressor (TVS) diodes to the IGBT gate. The gate driver in 1SP0635V2A0D contains Power Integrations' Dynamic Advanced Active Clamping (DA²C) that operates as follows:

When active clamping is activated, the turn-off MOSFET for the gate driver is switched off in order to improve the effectiveness of the active clamping and to reduce the losses in the TVS diodes. This feature is called as Advanced Active Clamping (AAC). The principle of AAC is illustrated in Figure 4.




Figure 4. Advanced Active Clamping.

Additional TVS diodes are added in series with the TVS diodes required to withstand the maximum DC-link voltage during switching. These TVS diodes are short-circuited during the IGBT on-state for about 15 to 20 μs after the turn-off command is received to ensure efficient active clamping. After this delay, these additional TVS diodes are activated and allow the DC-link voltage to be increased to a higher value during the IGBT off-state. This feature together with Advanced Active Clamping – is called Dynamic Advanced Active Clamping (DA²C). Note that the time that the voltage can be applied above the the steady-state value for switching operation should be limited to short periods (< 60s).

Blocking Time

When a fault condition (SC_VCE, UVLO_POS or UVLO_NEG) is detected, the gate signal is turned off. The off state is maintained as long as the fault is present and is maintained for an additional blocking time t_{BLK} after the fault condition has been cleared.

During the blocking time, the status bit G_BLOCKING of the status register is maintained to binary '1' and goes to binary '0' afterward.




Figure 5. Driver Gate Signal in Normal Operation Mode.




Figure 6. Fiber Optic Feedback from the Driver in Short-Circuit Fault Mode.

Self-Test

A driver internal self-test is implemented to check driver functionalities. The warning status bit "ST" of the status register is set to binary '1' in case the self-test detects parameters outside the expected range. Otherwise, the "ST" status bit is set to binary '0'. The fault status LED is also enabled upon self-test detection.

Dynamic Behavior of IGBT

Due to the different behavior of the included IGBT and diode chips, the dynamic behavior of the IGBT module depends on their type and manufacturer. Module construction and the distribution of the internal gate resistances and inductances also play a role in determining dynamic response. Note that different module types from the same manufacturer may also require a specific gate-driver adaptation.

Power Integrations, therefore, supplies specific versions of SCALE™-2 plug-and-play drivers adapted to each type of IGBT module. These drivers must not be used with IGBT modules other than those for which they were specified.




Figure 7. Fiber Optic Feedback of the Driver in case of gate monitoring warning at turn-on.




Figure 8. Fiber Optic Status Register Bit in Normal Operation Mode.

Turn-On of the IGBT / Commutation of Diode Current

When a driver input OIN goes high (light on), the gate driver turns on the IGBT. The driver includes the gate resistors, matched to the appropriate IGBT module.

The driver is optimized to achieve minimum switching losses when paired with relatively low inductances within the power stack. It is therefore recommended to check the commutation behavior of the system assembly.

Turn-Off of the IGBT

The IGBT is turned off when the OIN input turns low (light off). The gate resistance is already optimized and should not be altered.

Fast turn-off of the IGBT may cause overvoltage, which increases with DC-link voltage or load current. The turn-off overvoltage is approximately:

$$V_{TR} = L_s \times di_c/dt$$

where V_{TR} is the turn-off overvoltage, i_c is the collector current and L_s is the stray inductance.

Limiting overvoltage at turn-off is essential for high-power or high-voltage IGBTs. To ensure this, SCALE-2 plug-and-play drivers provide a Dynamic Advanced Active Clamping function DA²C.

Data Protocol

The fiber optic output provides a signal according to Power Integrations' proprietary protocol. It is based on the UART protocol.

UART Frame

Figure 9 shows the timing of the UART frame and the polarity of the optical transmitter. Each UART frame of the protocol comprises 1 start bit, 6 data bits (DATA BIT 0 ... 5), 1 VCE_SC (short-circuit) data bit, 1 parity bit (even), and 1 stop bit. The length of an UART frame is defined by t_{UART} and the bit rate by BR_{UART} . Both start bit and stop bit have a length of 1 bit. The least significant bit (LSB) of the data is sent first. This means that after sending the start bit, the DATA BIT 0 is sent and before sending the STOP BIT, the parity bit is sent.

The parity bit is defined as the even parity calculation of the following bit fields: DATA BIT 0 to DATA BIT 5 and the SC_VCE bit. The status bit SC_VCE bit indicates a short-circuit detection. The polarity of the bit related to the optical transmitter is defined as follows:

- the start bit is a transition from light ON to light OFF
- the stop bit is a transition from light OFF to light ON
- a logical low data (including VCE_SC) is defined as a light ON
- a logical high data (including VCE_SC) is defined as a light OFF
- the idle state is defined as a light ON

Data Packet

The protocol is defined such that a data packet of five consecutive UART frames (as in Figure 9) is sent periodically at a rate of f_{DATA} (refer to Figure 10). The data packet length is defined as t_{PACKET} and between two packets there is an idle time of t_{IDLE} where no data is transmitted.

Short Circuit Detection and Idle Time

As the protocol is asynchronous to any VCE short-circuit detection, depending on the time of the VCE short circuit detection, the idle time might be reduced or suppressed to inform the host controller about the event. Both Figure 11 and Figure 12 show examples where the idle time t_{IDLE} and data frequency f_{DATA} are affected.

Data Packet Format

Each data packet meets the format illustrated below:

Data Bit Fields Description

		MSB					LSB
	SC_VCE bit	Data bit5	Data bit4	Data bit3	Data bit2	Data bit1	Data bit0
UART FRAME1	SC_VCE	DLK[5]	DLK[4]	DLK[3]	DLK[2]	DLK[1]	DLK[0]
UART FRAME2	SC_VCE	DLK[11]	DLK[10]	DLK[9]	DLK[8]	DLK[7]	DLK[6]
UART FRAME3	SC_VCE	DAT[5]	DAT[4]	DAT[3]	DAT[2]	DAT[1]	DAT[0]
UART FRAME4	SC_VCE	DAT[11]	DAT[10]	DAT[9]	DAT[8]	DAT[7]	DAT[6]
UART FRAME5	SC_VCE	ADR[2]	ADR[1]	ADR[0]	CRC[2]	CRC[1]	CRC[0]

PIHPAE_0365

SC-VCE

This is a status bit that indicates when a VCE short-circuit is detected. It is set to binary '1' when a VCE short-circuit is detected or else to binary '0'. When a VCE short-circuit is detected, the SC-VCE bit is updated at the host side with a delay of $t_{SC_VCE(LH)}$.

DLK[11]..DLK[0]

These 12 bits are used for the DC-link measurement value. The format is an unsigned integer, and the resolution is 1V. The DC-link data is refreshed with a S_{DLK} rate.

Example of data DLK[11..0] value and its corresponding DC-link value: 1001 1100 0100 = 2500V

ADR[2]..ADR[0]

These three bits are address bits. They are used to define the content of the data value returned in $DAT[11..0]$.

ADR[2]	ADR[1]	ADR[0]	DAT[11..0]
1	1	1	Status register
1	0	1	External NTC temperature
1	1	0	PCB NTC temperature
Other combination			Reserved for other use

DAT[11]..DAT[0]

The data of 12 data bits is defined by the address ADR[2..0]. It is refreshed with a rate defined by f_{DATA} . In normal operation (no VCE short-circuit detected), the Data Register is updated as the following sequence:

- The Status Register is copied and transferred to DAT[11..0] at the rate f_{DATA} during 31 consecutive cycles.
- One value of the PCB NTC temperature is transferred to DAT[11..0] during one cycle.
- The Status Register is copied and transferred to DAT[11..0] at the rate f_{DATA} during 31 consecutive cycles.
- One value of the External NTC temperature is transferred to DAT[11..0] during one cycle.

Both PCB NTC temperature and External NTC temperature are refreshed with S_{NTC1} and S_{NTC2} rates respectively. In the case of a VCE short-circuit detection, the above sequence is restarted.

The sequence described above is modified in the following exceptional situation. In the case where one of the two NTC temperature values is to be sent, while one of the warning bits or a fault in the Status Register (SR[0], SR[1], SR[2], SR[3], SR[5], SR[6], SR[7]) is changing from low to high, the sending of the temperature value is canceled (not postponed), and the Status Register content is sent instead.

Status Register

The status register contains 12 bits to indicate the driver status.




Figure 9. UART Frame Timing and Optical Transmitter Polarity.




Figure 10. Data Packet Timing in Normal Operating Condition.




Figure 11. Data Packet Timing for a Short Circuit Condition Detected During Idle.




Figure 12. Data Packet Timing for a Short Circuit Condition Detected at the End of Data Packet.

Status Register	Bit Name	Description
SR[11] (MSB)		Unused
SR[10]		Unused
SR[9]		Unused
SR[8]		Unused
SR[7]	G_BLOCKING	Gate blocking status bit. Set to binary 1 when the gate output is blocked or else to binary '0'
SR[6]	SUM_FAULT	Sum fault status bit. Set to binary '1' when at least one fault bit is set and set to binary '0' when all fault bits are cleared. The sum includes the status of VCE_SC fault and both undervoltage monitoring faults VGE_STAT_HI and VGE_STAT_LO
SR[5]	ST	Driver self-test warning status bit. Set to binary '1' when an internal fault is detected or else to binary '0'
SR[4]	IN_STAT	Optical fiber receiver status bit. Set to binary '1' when a turn-on command is present or else set to binary '0'
SR[3]	UVLO_POS	Undervoltage fault status bit of VDC-VEE. Set to binary '1' when a fault is detected or else to binary '0'
SR[2]	UVLO_NEG	Undervoltage fault status bit of VEE-GND. Set to binary '1' when a fault is detected or else to binary '0'
SR[1]	VGE_STAT_HI	Gate monitoring of gate-emitter during ON-state, warning status bit. Set to binary '1' when a warning is detected or else to binary '0'
SR[0] (LSB)	VGE_STAT_LO	Gate monitoring of gate-emitter during OFF-state, warning status bit. Set to binary '1' when a warning is detected or else to binary '0'

NTC Temperature

Both external NTC temperature and PCB NTC temperature are provided to the host through the data DAT[11..0] when the address ADR[2..0] is selected accordingly. The NTC measurement is provided through 12 bits unsigned, the resolution is 0.5K and the data is offset by 40K. The driver PCB NTC temperature data is refreshed with a rate defined by S_{NTC1} . The external NTC temperature data is refreshed with a rate defined by S_{NTC2} .

Example of data values DAT[11..0]	Temperature (°C)
0000 0000 0000	-40 °C (minimum)
0000 0000 0001	-39.5 °C
0000 0100 1111	-0.5 °C
0000 0101 0000	0 °C
0000 0101 0001	0.5 °C
0001 0001 1000	100 °C
0001 0101 0100	130 °C (maximum)

Note that unconnected NTC will generate a -40°C temperature value.

CRC[2..0]

These are a 3 bit Cyclic Redundancy Checks (CRC) covering the following bit fields respectively: DLK[5..0], DLK[11..6], DAT[5..0], DAT[11..6], ADR[2..0]. The CRC parameters calculation is as follows:

CRC polynomial coefficient	$x^3 + x + 1$
CRC width	3 bits
CRC shift direction	right (little-endian)
CRC initial value	0

Absolute Maximum Ratings

Parameter	Symbol	Conditions $T_A = -40\text{ °C to }85\text{ °C}$	Min	Max	Units
Absolute Maximum Ratings¹					
Supply Voltage	$V_{VDC-GND}$	VDC to GND		28	V
Average Supply Current	I_{DC}	Average supply current		170	mA
Gate Output Power ²	P_G			2.5	W
Switching Frequency	f_{SW}	Continuous		3	kHz
DC-Link Voltage	$V_{DC-LINK}$	Switching operation (continuous)		2200	V
		Switching operation ³ (limited to 60s)		2500	
		Off State ⁴		3000	
Operating Voltage	V_{CE}	Collector-emitter voltage		3300	V_{PEAK}
Storage Temperature ⁵	T_{ST}		-40	50	°C
Operating Ambient Temperature	T_A		-40	85	°C
Component Surface Temperature ⁶	T_{SURF}			125	°C
Relative Humidity	H_R	No condensation		95	%
Altitude of Operation ⁷	A_{OP}			4000	m
Voltage on X2 (DLK_P)		Referenced to emitter voltage	-10	50	V

Recommended Operating Condition

Parameter	Symbol	Conditions $T_A = -40\text{ °C to }85\text{ °C}$	Min	Typ	Max	Units
Power Supply						
Supply Voltage	$V_{VDC-GND}$	VDC to GND	23.5	25	26.5	V

NOTES:

- Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device.
- Actually achievable maximum power depends on several parameters and may be lower than the given value. It has to be validated in the final system. It is mainly limited by the maximum allowed surface temperature.
- This parameter may be limited to lower values for specific IGBT modules.
- Due to the Dynamic Active Advanced Clamping (DA²C), the DC link voltage can be increased in the off-state condition (e.g. after emergency shutdown). This value is only valid when the IGBTs are in the off-state (not switching). The time during which the voltage can be applied should be limited to short periods (< 60 seconds).
- The storage temperature inside the original package or in case the coating material of coated products may touch external parts must be limited to the given value. Otherwise, it is limited to 85 °C.
- The component surface temperature, which may strongly vary depending on the operating condition, must be limited to the given value to ensure long-term reliability of the product.
- Operation above this level requires a voltage derating to ensure proper isolation coordination.

Characteristics

Parameter	Symbol	Conditions		Min	Typ	Max	Units
		$V_{VDC-GND} = 25\text{ V}, T_A = 25\text{ }^\circ\text{C}$					
Power Supply							
Supply Current	$I_{VDC-GND}$	Without load			43		mA
		$P_G = 2.5\text{ W}, f_{SW} = 3\text{ kHz}, 50\% \text{ duty cycle}$			153		
Power Supply Monitoring Threshold	$UVLO_{VDC}$	Referenced to E	Clear fault (resume operation)		13.4		V
			Set fault (suspend operation)		12.9		
			Hysteresis		0.5		
	$UVLO_{GND}$		Clear fault (resume operation)		-5.4		V
			Set fault (suspend operation)		-5.2		
			Hysteresis		0.2		
Power Supply Monitoring Filter Time	t_{UVLO}				4.0		μs
Timing Characteristics							
Gate Turn-On Delay	$t_{P(LH)}$	OIN-Light ON to 10% of $V_{GE(ON)}$, no load attached, 1m FO cable to external control, pulse suppression time $t_{PULSE(ON)}$ included			3.4		μs
Gate Turn-Off Delay	$t_{P(HL)}$	OIN-Light OFF to 90% of $V_{GE(OFF)}$, no load attached, 1m FO cable to external control, pulse suppression time $t_{FILTER(ON)}$ included			3.7		μs
Minimal Gate Turn-On Pulse Suppression Time	$t_{FILTER(ON_PULSE)}$				3.0		μs
Minimal Gate Turn-Off Pulse Suppression Time	$t_{FILTER(OFF_PULSE)}$				3.1		μs
Propagation Delay of Fault Short Circuit to UART at the Optical Transmitter ¹³	$t_{SC_VCE(LH)}$	Complete UART frame. Parity and stop bits included.			2.2 to 4.2		μs
Propagation Delay of Fault Undevoltage to UART at the Optical Transmitter ⁸	$t_{UVLO(LH)}$	Complete data packet, including status register, CRC and UART stop bits are included.			10.6 to 24.0		μs
Propagation Delay of Warning Gate Monitoring to UART at the Optical Transmitter ⁸	$t_{GM(LH)}$				35.7 to 49.5		μs
Propagation Delay of OIN Status to UART at the Optical Transmitter ⁸	t_{OIN}				9.7 to 23.2		μs
Duration of Fault State Short-Circuit Condition ⁸	$t_{FAULT(SC)}$			3 to 5 UART frame duration (t_{UART})			
Blocking Time	t_{BLK}	After fault removal			20		ms

Characteristics (Cont.)

Parameter	Symbol	Conditions		Min	Typ	Max	Units
		$V_{VDC-GND} = 25\text{ V}, T_A = 25\text{ °C}$					
Short-Circuit Protection							
Static V_{CE} -Monitoring Threshold	$V_{CE(SAT)}$				143		V
Response Time	t_{RES}	10% to 90% of V_{GE}	DC-link voltage = 2400 V		7.3		μs
			DC-link voltage = 1800 V		7.5		
			DC-link voltage = 1200 V		7.8		
Turn-Off Delay after Short-circuit Detection	$t_{P(HL)FAULT}$				0.2		μs
Gate monitoring⁹							
Turn-On Threshold	$V_{GE(ON)MAX}$	G to E, set fault			12.9		V
Turn-Off Threshold	$V_{GE(OFF)MIN}$	G to E, set fault			-7.7		V
Filter Delay	$t_{D(FILTER)}$	Applicable after the turn-on event			30		μs
		Applicable after the turn-off event			30		
DC-Link Voltage Measurement							
DC-Link measuring range ¹⁰	V_{DLK_RANGE}			0		3200	V
DC-Link measuring output resolution ¹⁰	V_{DLK_RES}				1		V
DC-Link measuring tolerances ¹¹	tol_{DLK}	DC-Link voltage between 500V and 3200V			± 2		%
DC-Link filter frequency	f_{DLK}	Cut-off frequency at -3dB, external chain resistors are excluded			10		kHz
DC-Link response time ¹¹	t_{DLK}	Time to reach 95% of measured value			100		μs
DC-Link data refresh rate	S_{DLK}				75		kHz
Driver PCB Temperature (NTC₁) Measurement ¹²							
NTC ₁ measuring range	V_{NTC1_RANGE}			-40		130	°C
NTC ₁ measuring output resolution	V_{NTC1_RES}				0.5		K
NTC ₁ measuring tolerances	tol_{NTC1}	At temperature of 85 °C			± 3		K
NTC ₁ filter frequency	f_{NTC1}	Cut-off frequency at -3 dB, $R_{NTC} = 10\text{ k}\Omega$			100		Hz
NTC ₁ response time	t_{NTC1}	Time to reach 95% of measured value			3.5		ms
NTC ₁ data refresh rate	S_{NTC1}	No short-circuit detected, no warning/errors have been detected			1.2		kHz

Characteristics (Cont.)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
		$V_{VDC-GND} = 25 \text{ V}, T_A = 25 \text{ }^\circ\text{C}$				
External Temperature (NTC₂) Measurement¹³						
NTC ₂ measuring range	V_{NTC2_RANGE}		-40		130	°C
NTC ₂ measuring output resolution	V_{NTC2_RES}			0.5		K
NTC ₂ measuring tolerances	t_{ol_NTC2}	Temperature from -20 °C to 130 °C, excluding external NTC tolerance		±2		K
NTC ₂ filter frequency	f_{NTC2}	Cut-off frequency at -3 dB, $R_{NTC} = 10 \text{ k}\Omega$		100		Hz
NTC ₂ response time	t_{NTC2}	Time to reach 95% of measured value		3.5		ms
NTC ₂ data refresh rate	S_{NTC2}	No short-circuit detected, no warning/errors have been detected		1.2		kHz
UART Protocol Characteristics						
UART Baud Rate	BR_{UART}			5		MbD
UART Baud Rate tolerance	BR_{UART_TOL}			1		%
UART frame duration	t_{UART}	Start bit, data bits, parity bit and stop bits included		2		µs
Data packet duration	t_{PACKET}	No short circuit detected		10		µs
Inter-data-packet delay	t_{IDLE}	No short circuit detected		3.3		µs
Data packet rate	f_{DATA}	No short circuit detected		75		kHz
Mounting¹⁴						
Mounting Holes	D_{HOLE}	Diameter of screw hole S1		4		mm
Mounting Torque	M	Screw M4, as per IGBT data sheet				Nm
Bending	I_{BEND}	According to IPC			0.75	%
Gate Output						
Turn-On Gate Output Voltage	$V_{GE(ON)}$	Steady-state		15		V
Turn-Off Gate Output Voltage	$V_{GE(OFF)}$	Steady-state		-10		V

NOTES:

8. The delay variation is related to the asynchronous nature of the protocol.
9. The Gate-Emitter voltage value is filtered and compared to the given values at turn-on and turn-off. If the specified values are exceeded ($V_{GE} < V_{GE_mon(ON)}$ at turn-on respectively $V_{GE} > V_{GE_mon(OFF)}$ at turn-off) after the given filter delay $t_{GE_mon(FILTER)}$ the driver sets a warning status bit in the status register.
10. With an external resistance value of 4.32MΩ.
11. Assessed with an external chain resistors of 16 series resistors of 270kΩ, 0.1% tolerances (i.e. 4.32MΩ). Valid from DC-link measuring point to optical transmitter.
12. This is the temperature measured on the driver PCB, which is typically higher than the ambient temperature by an amount of 10K to 20K.
13. The external temperature measurement is specified with a NTC with the following characteristics: $R_{25} = 10 \text{ k}\Omega$, $B_{25/85} = 3435 \text{ K}$.
14. Refer to the data sheet of the IGBT module.

Product Dimensions




Figure 13. Top View.




Figure 14. Side View.

Conformal Coating

The electronic components in the gate driver are protected by a layer of acrylic conformal coating on both sides of the PCB with a typical thickness of 50 µm using ELPEGUARD SL 1307 FLZ/4 from Lackwerke Peters. This coating layer increases product reliability when exposed to contaminated environments.

Note: Standing water (e.g. condensate water) on top of the coating layer must be prevented. This water will diffuse through the layer over time. If allowed to remain, it will eventually form a thin film between the PCB surface and coating layer, which will cause leakage currents to increase. Such currents will interfere with the performance of the gate driver.

Transportation and Storage Conditions

For transportation and storage conditions refer to Power Integrations’ Application Note AN-1501.

RoHS Statement

We hereby confirm that the product supplied does not contain any of the restricted substances according to Article 4 of the RoHS Directive 2011/65/EU in excess of the maximum concentration values tolerated by weight in any of their homogeneous materials.

Additionally, the product complies with RoHS Directive 2015/863/EU (known as RoHS 3) from 31 March 2015, which amends Annex II of Directive 2011/65/EU.

Product Details

Part Number	Power Module	Voltage Class	Current Class	Package	IGBT Supplier	$R_{G(ON)}$	$R_{G(OFF)}$	C_{GE}
1SP0635V2A0D-FZ2400R33HE4	FZ2400R33HE4	3300 V	2400 A	IHV	Infineon	0.52 Ω	3.58 Ω	Not Assembled

Revision	Notes	Date
A	Final Datasheet.	11/23

For the latest updates, visit our website: www.power.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

Patent Information

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at www.power.com/ip.htm.

Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperLCS, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, PowiGaN, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2022, Power Integrations, Inc.

Power Integrations Worldwide Sales Support Locations

World Headquarters

5245 Hellyer Avenue
San Jose, CA 95138, USA
Main: +1-408-414-9200
Customer Service:
Worldwide: +1-65-635-64480
Americas: +1-408-414-9621
e-mail: usasales@power.com

China (Shanghai)

Rm 2410, Charity Plaza, No. 88
North Caoxi Road
Shanghai, PRC 200030
Phone: +86-21-6354-6323
e-mail: chinasales@power.com

China (Shenzhen)

17/F, Hivac Building, No. 2, Keji Nan
8th Road, Nanshan District,
Shenzhen, China, 518057
Phone: +86-755-8672-8689
e-mail: chinasales@power.com

Germany

(AC-DC/LED/Motor Control Sales)
Einsteinring 24
85609 Dornach/Aschheim
Germany
Tel: +49-89-5527-39100
e-mail: eurosales@power.com

Germany (Gate Driver Sales)

HellwegForum 3
59469 Ense
Germany
Tel: +49-2938-64-39990
e-mail: igbt-driver.sales@power.com

India

#1, 14th Main Road
Vasanthanagar
Bangalore-560052 India
Phone: +91-80-4113-8020
e-mail: indiasales@power.com

Italy

Via Milanese 20, 3rd. Fl.
20099 Sesto San Giovanni (MI) Italy
Phone: +39-024-550-8701
e-mail: eurosales@power.com

Japan

Yusen Shin-Yokohama 1-chome Bldg.
1-7-9, Shin-Yokohama, Kohoku-ku
Yokohama-shi,
Kanagawa 222-0033 Japan
Phone: +81-45-471-1021
e-mail: japansales@power.com

Korea

RM 602, 6FL
Korea City Air Terminal B/D, 159-6
Samsung-Dong, Kangnam-Gu,
Seoul, 135-728, Korea
Phone: +82-2-2016-6610
e-mail: koreasales@power.com

Singapore

51 Newton Road
#19-01/05 Goldhill Plaza
Singapore, 308900
Phone: +65-6358-2160
e-mail: singaporesales@power.com

Taiwan

5F, No. 318, Nei Hu Rd., Sec. 1
Nei Hu Dist.
Taipei 11493, Taiwan R.O.C.
Phone: +886-2-2659-4570
e-mail: taiwansales@power.com

UK

Building 5, Suite 21
The Westbrook Centre
Milton Road
Cambridge
CB4 1YG
Phone: +44 (0) 7823-557484
e-mail: eurosales@power.com