



## Design Example Report

<b>Title</b>	<b><i>13 W Triple Output Automotive Inverter Power Supply Using InnoSwitch™ 3-AQ INN3996CQ</i></b>
<b>Specification</b>	40 VDC – 530 VDC Input; 7.5 V 1.3 A, 17 V 0.14 A, -4 V 0.14 A Outputs
<b>Application</b>	Traction Inverter Power supply
<b>Author</b>	Applications Engineering Department
<b>Document Number</b>	DER-926Q
<b>Date</b>	March 10, 2022
<b>Revision</b>	1.1

### **Summary and Features**

- 13 W output from 40 VDC to 530 VDC
- Startup from 40 V with no additional parts
- Built in synchronous rectification drive delivers >82% efficiency at 13 W and flat efficiency curve delivers >75% at 3 W load
- All the benefits of secondary-side control with the simplicity of primary-side regulation
  - Insensitive to transformer variation
  - Extremely fast transient response independent of load timing

### PATENT INFORMATION

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at [www.power.com](https://www.power.com). Power Integrations grants its customers a license under certain patent rights as set forth at <https://www.power.com/company/intellectual-property-licensing/>.

### **Power Integrations**

5245 Hellyer Avenue, San Jose, CA 95138 USA.  
Tel: +1 408 414 9200 Fax: +1 408 414 9201  
[www.power.com](http://www.power.com)

## Table of Contents

1	Introduction .....	4
2	Power Supply Specification .....	6
3	Schematic.....	7
4	Circuit Description .....	8
4.1	Input Filtering .....	8
4.2	Primary-Side Circuit .....	8
4.3	Secondary-Side Circuit .....	9
5	PCB Layout .....	11
7	Bill of Materials .....	13
8	Transformer (T1) Specification .....	15
8.1	Electrical Diagram.....	15
8.2	Electrical Specifications .....	16
9	Transformer Design Spreadsheet .....	17
10	Performance Data .....	21
10.1	Efficiency and Output Voltage Regulation .....	21
10.1.1	Ambient Temperature: -40 °C.....	21
10.1.2	Ambient Temperature: 25 °C.....	22
10.1.3	Ambient Temperature: 85 °C.....	23
10.2	Output Voltage Ripple.....	24
10.2.1	Output Voltage Ripple Measurement Set-Up .....	24
10.2.2	Test Data at Ambient Temperature: -40 °C .....	25
10.2.3	Test Data at Ambient Temperature: 25 °C.....	26
10.2.4	Test Data at Ambient Temperature: 85 °C.....	27
11	Thermal Performance .....	28
11.1	IR Camera Reading at 25 °C Ambient Temperature after 1 Hour Soak Time....	29
11.1.1	Input: 40 VDC; Output: 7.5 V / 0.65 mA, 17 V / 120 mA, -4 V 120 mA.....	29
11.1.2	Input: 40 VDC; Output: 7.5 V / 1.3 A, 17 V / 140 mA, -4 V 140 mA .....	30
11.1.3	Input: 375 VDC; Output: 7.5 V / 0.65 mA, 17 V / 120 mA, -4 V 120 mA...31	31
11.1.4	Input: 375 VDC; Output: 7.5 V / 1.3 A, 17 V / 140 mA, -4 V 140 mA .....	32
11.1.5	Input: 530 VDC; Output: 7.5 V / 0.65 mA, 17 V / 120 mA, -4 V 120 mA...33	33
11.1.6	Input: 530 VDC; Output: 7.5 V / 1.3 A, 17 V / 140 mA, -4 V 140 mA .....	34
12	Waveforms.....	35
12.1	Output Voltage Start-Up Waveforms .....	35
12.2	Load Transient Response .....	37
12.2.1	Fix Load at 7.5 V; Transient Loading at 17 V and -4 V.....	37
12.2.2	Fix Load at 17 V and -4 V; Transient loading at 7.5 V.....	41
12.3	InnoSwitch3-AQ Waveforms.....	45
12.3.1	Start-Up Waveforms.....	45
12.3.2	Steady-State Waveforms .....	46
12.4	SR FET Waveforms .....	47
12.4.1	Start-Up Waveforms.....	47
12.4.2	Steady-State Waveforms .....	48
12.5	17 V Diode Waveforms .....	49



---

12.5.1	Start-Up Waveforms.....	49
12.5.2	Steady-State Waveforms .....	50
12.6	-4 V Diode Waveforms .....	51
12.6.1	Start-Up Waveforms.....	51
12.6.2	Steady-State Waveforms .....	52
13	Appendix A – CoilCraft Transformer Datasheet.....	53
14	Revision History .....	54

**Important Note:**

Although this board is designed to satisfy safety isolation requirements, the engineering prototype has not been agency approved. Therefore, all testing should be performed using an isolation transformer to provide the AC input to the prototype board.




## 1 Introduction

This document is an engineering report describing a triple output embedded power supply utilizing INN3996CQ from the InnoSwitch™3-AQ family of ICs. It contains the power supply specification, schematic, bill of materials, transformer documentation, printed circuit layout, and performance data.



**Figure 1** – Populated Circuit Board Photograph (88 mm x 43 mm), Top.



**Figure 2** – Populated Circuit Board Photograph, Bottom with PCB heatsink area highlighted

The power supply is targeted for 400 V automotive traction inverter applications as shown in figure 3.


The HVDC input referenced 17 V and -4 V outputs provide the gate power for the low side devices. These voltages were selected for driving the current generation of SiC MOSFETs.

The 7.5 V isolated output provides the backup source to maintain inverter operation on failure of the 12 V system, a functional safety requirement.

By providing the low side gate voltages directly eliminates another conversion stage, saving space and cost.

InnoSwitch3-AQ is able to provide the necessary regulation because it directly senses and regulates the output voltage, with communication to the primary side provided via FluxLink. Secondary-side control also enables the use of synchronous rectification increasing efficiency >10% vs diode rectification, saving cost and space by eliminating heat sinking.

The design provides basic isolation from the HVDC input to the isolated 7.5 V output. The InnoSwitch3-AQ IC meets the requirements for reinforced isolation so a reinforced isolation solution can be achieved with a wider spacing transformer and associated PCB creepage distances.



**Figure 3** – Inverter Power Architecture Example using DER-926Q.

## 2 Power Supply Specification

The table below represents the minimum acceptable performance of the design. Actual performance is listed in the results section.

Description	Symbol	Min	Typ	Max	Units	Comment
<b>Input</b> Voltage	$V_{IN}$	40	375	530	VDC	
<b>Isolated Output</b> Output Voltage 1	$V_{OUT1}$	6.53	7.5	8.03	V	+7 / -13 %
Output Ripple Voltage	$V_{RIPPLE}$			500	mV	20 MHz Bandwidth.
Output Current 1	$I_{OUT1}$	0.065	1.13	1.3	A	
<b>Non-Isolated Outputs</b> Output Voltage 2	$V_{OUT2}$	15.47	17	20.74	V	+22 / -9 %
Output Ripple Voltage	$V_{RIPPLE}$			150	mV	20 MHz Bandwidth.
Output Current 2	$I_{OUT2}$	20	120	140	mA	
Output Voltage 3	$V_{OUT3}$	-3.72	-4	-4.28	V	±7 %
Output Ripple Voltage	$V_{RIPPLE}$			50	mV	20 MHz Bandwidth.
Output Current 3	$I_{OUT3}$	20	120	140	mA	
<b>Efficiency</b>	$\eta$	75	85		%	Input Voltage: Nominal (375 VDC) Load Condition: 5 Load Condition: 4
<b>Environmental</b> Ambient Temperature Isolation	$T_{AMB}$ $V_{ISO(P-S)}$	-40 3000		85	°C VAC	Free Convection, Sea Level. $V_{IN}, V_{OUT2,3} \leftrightarrow V_{OUT1}$

Loading Conditions	7.5 V Load Current (A)	17 V Load Current (mA)	-4 V Load Current (mA)
1	0.065	20	20
2	1.3	140	140
3	1.13	20	20
4	1.13	120	120
5	0.065	120	120



### 3 Schematic




Figure 4 – Schematic.

## 4 Circuit Description

The InnoSwitch3-AQ IC combines primary, secondary and feedback circuits in a single surface mounted off-line flyback switcher IC. The IC incorporates the primary MOSFET, the primary-side controller, the secondary-side controller for synchronous rectification and Fluxlink™ technology that eliminates the optocoupler needed for secondary sensed feedback. The elimination of the optocoupler but retaining direct sensing of the output gives excellent load, line and transient performance.

### 4.1 *Input Filtering*

DER-926Q is a HVDC to LVDC triple output flyback power supply designed for integration into the traction inverter of a PHEV or BEV vehicle.

Due to the high transient currents during inverter operation the HV+ input can have significant high frequency voltage variations. These are reduced via filtering by C1000 and C1001 which also act as local decoupling for primary switching current. Two series capacitors are used to prevent shorting of the input DC in the event one of the two capacitors fails but also increase the effective creepage distance between HV+ and HV-. These are specific considerations due to the high fault energy available from the vehicle battery.

### 4.2 *Primary-Side Circuit*

The primary winding of T1 (pins 1, 2) is connected to HV+, while the other (pins 4, 5) is connected to the drain terminal of integrated 900 V power MOSFET inside the INN3996CQ (IC1000A).

Primary clamp circuit formed by diode D1001, resistors R1001 and R1002, capacitor C1005, and TVS diode D1000 limits the peak drain voltage of the InnoSwitch IC at the turn-off of the internal power MOSFET due to the leakage inductance energy of the transformer. This energy is dissipated by D1000 and R1002.

The IC is self-starting, using an internal high-voltage current source to charge the BPP pin capacitor, C1004, when DC input voltage is first applied. The part is guaranteed to start-up from 30 V but typically will start below this level.

During normal operation the primary-side block is powered from the 17 V non-isolated output. This output is configured as a flyback winding, which is rectified and filtered using diode D1006 and capacitors C1006 and C1007, and the current fed into the BPP pin via a current limiting resistor R1003. The 17 V output is designed as the positive supply for the main gate driver.

An additional -4 V non-isolated output is designed as the negative supply for the main gate driver (SiC MOSFET). This is configured as a flyback winding which is rectified and filtered using diode D1005 and C1009. To achieve tight regulation, a linear regulator was





connected after C1009. The linear regulator circuit comprises resistors R1004, R1005, R1006 and R1007, transistors Q1001 and Q1000, and a shunt regulator D1003. Additional output LC filter L1000 and C1011 is connected after linear regulator to further reduce high frequency ripple voltage. High accuracy is required due to the narrow acceptable range for the negative gate voltage on SiC MOSFETs.

In this design the input primary under and overvoltage features were disabled by connecting the V pin to source. This saves the voltage sensing resistor chain required, saving cost and space. However with no UV feature the output may fail to reach regulation at voltages <40 V, causing the outputs to rise but fail to reach regulation. The timing is determined by the auto-restart feature, giving a 50 ms start-up attempt followed by a 2s off time.

If this is not acceptable at a system level (there is no increased stress on the power supply) then the UV feature can be implemented. Please refer to the data sheet for the recommended circuits.

#### 4.3 **Secondary-Side Circuit**

The secondary-side of the IC provides output voltage, output current sensing and gate drive for the MOSFET providing synchronous rectification (SR). Secondary winding of the transformer is rectified by MOSFET Q2000 and filtered by capacitors C2005. RC snubber R2004, R2006, and C2004 connected to MOSFET helps to reduce high frequency ringing during switching transients.

The gate of Q2000 is turned on by the secondary-side controller inside InnoSwitch IC, based on the winding voltage sensed via resistor R2003 and fed into the FWD pin of the IC. Capacitor C2003 reduces voltage spike on the FWD pin to meet derating to the 150 V rating.

In continuous conduction mode operation, the primary-side power MOSFET is turned off just prior to the secondary-side controller commanding a new switching cycle from the primary. In discontinuous mode the SR MOSFET is turned off when the voltage drop across it falls below ground. Secondary-side control of the primary-side MOSFET ensures that it is never on during the synchronous rectification MOSFET on time. This secondary-side based control avoids all of the issue normally associated with SR, especially during fault conditions. The SR MOSFET drive signal is the output on the SR pin.

The secondary-side of the IC is self-powered from either the secondary winding forward voltage (FWD pin) when VO is below VBPS or the output voltage (VO pin) when above VBPS. In both cases energy is used to charge the decoupling capacitor C2000 via an internal regulator.

Resistors R2001 and R2002 form a voltage divider network that senses the output voltage. The INN3996CQ IC has a FB pin internal reference of 1.265 V. Capacitor C2002 provides



decoupling from high frequency noise affecting power supply operation, and C2001 and R2000 is a feedforward network to speed up the response time and lower the output ripple.

The output current is sensed by R2005 with a threshold of approximately 35 mV to reduce losses. Once the output current limit threshold is exceeded, the device will enter into the auto-restart feature until the load current is reduced below the threshold.

Optional active load components R2009, R2010, R2011, R20212, R2013, and Q2001 are placed in the output section as part of the inverter built in self-test. This allows the system controller to load the power supply and definitively determine the supply is operating even when diode-OR connected to the second 7.5 V output derived from the 12 V vehicle supply.



### 5 PCB Layout

PCB Material FR4 copper 2oz with thickness of 0.062”




Figure 5 – Printed Circuit Layout, Top.






Figure 6 – Printed Circuit Layout, Bottom.





**Figure 7** – Printed Circuit Layout, Inner Layer 1.



**Figure 8** – Printed Circuit Layout, Inner Layer 2.

## 7 Bill of Materials

Item	Qty	Ref Des	Description	Mfg Part Number	Mfg
1	2	C1000 C1001	0.1 $\mu$ F, $\pm$ 10%, 630 V, Low ESL, High Voltage, Ceramic, X7R, 1210 (3225 Metric)	C1210C104KBRACAUTO	Kemet
2	1	C1004	4.7 $\mu$ F $\pm$ 20% 25V Ceramic X5R 0603 (1608 Metric)	GRT188R61E475ME13D	Murata
3	1	C1005	4700 pF $\pm$ 5% 200 V Ceramic COG, NP0 1206 (3216 Metric)	CGJ5H3C0G2D472J115AA	TDK
4	1	C1006	10 $\mu$ F, $\pm$ 10%, 35 V, Ceramic, X7R, 1206 (3216 Metric)	GMJ316BB7106KLHT	Taiyo Yuden
5	1	C1007	330 $\mu$ F, $\pm$ 20%, 25 V, Aluminum - Polymer, 0.406" L x 0.406" W (10.30 mm x 10.30 mm), Height 0.413" (10.50 mm), SMD, 4000 Hrs @ 125°C	HHXC250ARA331MJA0G	United Chemi-Con
6	1	C1009	82 $\mu$ F, $\pm$ 20%, 25 V, Aluminum - Polymer, 0.260" L x 0.260" W (6.60 mm x 6.60 mm) x Height 0.236" (6.00 mm), SMD	A768EB826M1ELAS036	KEMET
7	1	C1011	22 $\mu$ F, $\pm$ 10%, 10 V, Ceramic, X7R, 1210 (3225 Metric)	CL32B226KPJPNE	Samsung
8	1	C2000	2.2 $\mu$ F $\pm$ 10% 25 V Ceramic X7R 0805 (2012 Metric)	GCM21BR71E225KA73L	Murata
9	1	C2001	10 nF, 50 V, Ceramic, X7R, 0805	C0805C103K5RACTU	Kemet
10	1	C2002	330 pF, $\pm$ 5%, 50 V, Ceramic, COG, NP0, 0603 (1608 Metric)	C0603C331J5GACAUTO	KEMET
11	1	C2003	47 pF, $\pm$ 5%, 200 V, COG_NP0, -55°C ~ 125°C, 0805 (2012 Metric)	C0805C470J2GACAUTO	Kemet
12	1	C2004	100 pF, $\pm$ 10%, 200 V, Ceramic, COG, NP0, 0805 (2012 Metric)	C0805C101K2GACAUTO	KEMET
13	1	C2005	470 $\mu$ F, $\pm$ 20%, 25 V, Aluminum - Polymer, 0.406" L x 0.406" W (10.30 mm x 10.30 mm), Height 0.504" (12.80 mm), SMD, 4000 Hrs @ 125°C	B40900B5477M000	EPCOS
14	1	D1000	TVS DIODE, 56 V (1 mA), 100 V (40 A, 8/20 $\mu$ s, Ipp), SMT, SMB, (DO-214AA)	SM6T56AY	ST Micro
15	1	D1001	Diode Standard 1000 V 1 A SMT DO-214AC (SMA)	S1MHE3_A/I	Vishay
16	1	D1003	IC, VREF, SHUNT, 36 V, 0.5%, -40°C ~ 125°C (TA), SOT23-3, TO-236-3, SC-59, SOT-23-3	TL431LIBQDBZRQ1	Texas Instruments
17	1	D1005	Diode, Standard, 200 V, 2 A, SMT, DO-214AA (SMB), DO214AA (SMB)(SMBJ)	ESH2DHE3_A/H	Vishay
18	1	D1006	Diode, Standard, 400 V, 2 A, SMT, SMA, DO-214AC (SMA)	NRVUA140VT3G	ON Semi
19	1	IC1000 A	InnoSwitch3-AQ, 900 V, InSOP-24D	INN3996CQ	Power Integrations
20	1	J1	CONN, POLARIZED HEADER, 5POS, 0.100" PITCH	0022232051	Molex
21	2	J2 J3	CONN, POLARIZED HEADER, 3POS, 0.100" PITCH, TIN	0022232031	Molex
22	1	L1000	10 $\mu$ H, Shielded Inductor, 2.45A, 48 m $\Omega$ , Nonstandard	TYS6045100M-10	Laird-Signal Integrity Products
23	1	Q1000	PNP, Bipolar (BJT) Transistor 80V 1A 100 MHz 1.8 W, Surface Mount, SOT-223, SC-73, TO-261AA	Nexperia USA Inc.	BCP53-10TF
24	1	Q1001	Bipolar (BJT) Transistor, NPN, 45V, 100mA, 100MHz, 250mW, Surface Mount, SOT23, TO-236AB	NXP USA Inc.	BC850C,215
25	1	Q2000	MOSFET, N-Channel, 200 V, 13 A (Tc), 68W (Tc), Automotive, AEC-Q101, PowerPAK® SO-8, PowerPAK SO-8	SQJ454EP-T1_GE3	Visha
26	1	Q2001	MOSFET, N-Channel, 30V, 300mA (Ta), 200mW, Surface Mount, UMT3, SC-70, SOT-323	RHU003N03FRAT106	Rohm Semi
27	1	R1001	RES, 100 $\Omega$ , 1%, 1/4 W, Thick Film, 1206	ERJ-8ENF1000V	Panasonic
28	1	R1002	RES, 1.0 k $\Omega$ , 1%, 1/4 W, Thick Film, 1206	ERJ-8ENF1001V	Panasonic
29	1	R1003	RES, 7.32 k $\Omega$ , 1%, 1/8 W, Thick Film, 0805	ERJ-6ENF7321V	Panasonic
30	1	R1004	RES, 80.6 k $\Omega$ , 1%, 1/8 W, Thick Film, 0805	ERJ-6ENF8062V	Panasonic
31	1	R1005	RES, 49.9 k $\Omega$ , 1%, 1/8 W, Thick Film, 0805	ERJ-6ENF4992V	Panasonic



32	1	R1006	RES, 47 $\Omega$ , 5%, 1/8 W, Thick Film, 0805	ERJ-6GEYJ470V	Panasonic
33	1	R1007	RES, 1.58 k $\Omega$ , 1%, 1/8 W, Thick Film, 0805	ERJ-6ENF1581V	Panasonic
34	1	R2000	RES, 12.1 k $\Omega$ , 1%, 1/8 W, Thick Film, 0805	ERJ-6ENF1212V	Panasonic
35	1	R2001	RES, 102 k $\Omega$ , 1%, 1/8 W, Thick Film, 0805	ERJ-6ENF1023V	Panasonic
36	1	R2002	RES, 20.5 k $\Omega$ , 1%, 1/8 W, Thick Film, 0805	ERJ-6ENF2052V	Panasonic
37	1	R2003	RES, 100 $\Omega$ , 5%, 1/8 W, Thick Film, 0805	ERJ-6GEYJ101V	Panasonic
38	2	R2004 R2006	RES, 200 $\Omega$ , 1%, 1/4 W, Thick Film, 1206	ERJ-8ENF2000V	Panasonic
39	1	R2005	RES, SMD, 0.02 $\Omega$ , 1%, 0.333 W, 1210, Current Sense, Moisture Resistant	ERJ-L14KF20MU	Panasonic
40	4	R2009 R2010 R2012 R2013	RES, 220 $\Omega$ , 5%, 1/4 W, Thick Film, 1206	ERJ-8GEYJ221V	Panasonic
41	1	R2011	RES, 10 k $\Omega$ , 5%, 1/10 W, Thick Film, 0402	ERJ-2GEJ103X	Panasonic
42	1	T1	Custom Flyback Transformer, EFD20, 12pins	ZC1826-AL	COILCRAFT



## 8 Transformer (T1) Specification

### 8.1 Electrical Diagram




Figure 9 – Transformer Mechanical Specifications.

8.2 **Electrical Specifications**

<b>ELECTRICAL SPECIFICATIONS</b>			<b>*ALL ELECTRICAL SPECIFICATIONS @ 25°C*</b>		
<b>INDUCTANCE(μH) (CSC) 100%</b> 100KHZ, 0.1 VRMS, 0 ADC			<b>INDUCTANCE(μH) 100%</b> 100KHZ, 0.1 VRMS, 1 ADC		
<b>PINS</b>	<b>MIN</b>	<b>MAX</b>	<b>PINS</b>	<b>MIN</b>	<b>MAX</b>
1-4	256	284	1,2,-4,5	230	
<b>HI POT(3mA) 100%</b> (VRMS, Applied for 1 minute)			<b>DC RESISTANCE (OHMS) 100%</b>		
<b>VOLTAGE:</b>	<b>FROM PINS (shorted)</b>	<b>TO PINS (shorted)</b>	<b>PINS</b>		<b>MAX</b>
3000	1,2,4,5	7,8,10,11,12	1-4		1.36
1500	ALL PINS	CORE	12-11		.075
500	8,7	12,11,10	11-10		.210
			8-7		.026
			2-5		1.67
<b>TURNS RATIO 100%</b> Apply 0.05 Vrms, 30 KHZ to pins 1-4			<b>LEAKAGE INDUCTANCE(μH) 100%</b> 100 KHZ, 0.1 VRMS		
<b>MEASURE PINS:</b>	<b>MIN</b>	<b>MAX</b>	<b>PINS</b>	<b>SHORT PINS</b>	<b>MAX</b>
12-11	.135	.144	1,2-4,5	7,8,10,11,12	2.5
11-10	.388	.412			
8-7	.174	.185			
2-5	.970	1.03			

**Figure 10** – Transformer Electrical Specifications.**NOTE:**

Vendor: Coilcraft

Power Integrations P/N: ZC1826-AL

Date Released: 10.18.21





## 9 Transformer Design Spreadsheet

1	DCDC_InnoSwitch3AQ_Flyback_110321; Rev.2.2; Copyright Power Integrations 2021	INPUT	INFO	OUTPUT	UNITS	InnoSwitch3-AQ Flyback Design Spreadsheet
2	<b>APPLICATION VARIABLES</b>					
3	VOUT	7.50		7.50	V	Output Voltage
4	<b>OPERATING CONDITION 1</b>					
5	VINDC1	530.00		530.00	V	Input DC voltage 1
6	IOUT1	1.740		1.740	A	Output current 1
7	POUT1			13.05	W	Output power 1
8	EFFICIENCY1	0.85		0.85		Converter efficiency for output 1
9	Z_FACTOR1			0.50		Z-factor for output 1
10	<b>OPERATING CONDITION 2</b>					
11	VINDC2	375.00		375.00	V	Input DC voltage 2
12	IOUT2	1.740		1.740	A	Output current 2
13	POUT2			13.05	W	Output power 2
14	EFFICIENCY2			0.85		Converter efficiency for output 2
15	Z_FACTOR2			0.50		Z-factor for output 2
16	<b>OPERATING CONDITION 3</b>					
17	VINDC3	40.00		40.00	V	Input DC voltage 3
18	IOUT3	1.740		1.740	A	Output current 3
19	POUT3		Info	13.05	W	The device is capable of delivering 7W at the specified input voltage. Verify thermal performance.
20	EFFICIENCY3			0.85		Converter efficiency for output 3
21	Z_FACTOR3			0.50		Z-factor for output 3
22	<b>PRIMARY CONTROLLER SELECTION</b>					
23	ENCLOSURE			ADAPTER		Power supply enclosure
24	ILIMIT_MODE	INCREASED		INCREASED		Device current limit mode
25	VDRAIN_BREAKDOWN			900	V	Device breakdown voltage
26	DEVICE_GENERIC			INN39X6		Device selection
27	DEVICE_CODE	INN3996CQ		INN3996CQ		Device code
28	PDEVICE_MAX			20	W	Device maximum power capability
29	RDSON_25DEG			2.80	$\Omega$	Primary switch on-time resistance at 25°C
30	RDSON_100DEG			4.50	$\Omega$	Primary switch on-time resistance at 100°C
31	ILIMIT_MIN			1.232	A	Primary switch minimum current limit
32	ILIMIT_TYP			1.450	A	Primary switch typical current limit
33	ILIMIT_MAX			1.633	A	Primary switch maximum current limit
34	VDRAIN_ON_PRSW			1.67	V	Primary switch on-time voltage drop
35	VDRAIN_OFF_PRSW			610	V	Peak drain voltage on the primary switch during turn-off
36	<b>WORST CASE ELECTRICAL PARAMETERS</b>					
37	FSWITCHING_MAX	79000		79000	Hz	Maximum switching frequency at full load and the valley of the minimum input AC voltage
38	VOR	40.0		40.0	V	Voltage reflected to the primary winding (corresponding to set-point 1) when the primary switch turns off
39	KP			0.780		Measure of continuous/discontinuous mode of operation
40	MODE_OPERATION			CCM		Mode of operation
41	DUTYCYCLE			0.511		Primary switch duty cycle
42	TIME_ON_MIN			0.59	us	Minimum primary switch on-time



43	TIME_ON_MAX			10.93	us	Maximum primary switch on-time
44	TIME_OFF			6.19	us	Primary switch off-time
45	LPRIMARY_MIN			260.5	uH	Minimum primary magnetizing inductance
46	LPRIMARY_TYP			274.2	uH	Typical primary magnetizing inductance
47	LPRIMARY_TOL			5.0	%	Primary magnetizing inductance tolerance
48	LPRIMARY_MAX			287.9	uH	Maximum primary magnetizing inductance
<b>49</b>	<b>PRIMARY CURRENT</b>					
50	I AVG_PRIMARY			1.477	A	Primary switch average current
51	I PEAK_PRIMARY			1.477	A	Primary switch peak current
52	I PEDESTAL_PRIMARY			0.370	A	Primary switch current pedestal
53	I RIPPLE_PRIMARY			1.477	A	Primary switch ripple current
54	I RMS_PRIMARY			0.604	A	Primary switch RMS current
<b>55</b>	<b>TRANSFORMER CONSTRUCTION PARAMETERS</b>					
56	CORE SELECTION					
57	CORE	CUSTOM		CUSTOM		Core selection
58	CORE NAME	EFD20		EFD20		Core code
59	AE	31.0		31.0	mm <sup>2</sup>	Core cross sectional area
60	LE	47.0		47.0	mm	Core magnetic path length
61	AL	1440		1440	nH	Ungapped core effective inductance per turns squared
62	VE	1460		1460	mm <sup>3</sup>	Core volume
63	BOBBIN NAME	EFD20		EFD20		Bobbin name
64	AW	28.1		28.1	mm <sup>2</sup>	Bobbin window area
65	BW	13.20		13.20	mm	Bobbin width
66	MARGIN	0.0		0.0	mm	Bobbin safety margin
<b>67</b>	<b>PRIMARY WINDING</b>					
68	NPRIMARY			43		Primary winding number of turns
69	BPEAK			3610	Gauss	Peak flux density
70	BMAX			3142	Gauss	Maximum flux density
71	BAC			1571	Gauss	AC flux density (0.5 x Peak to Peak)
72	ALG			148	nH	Typical gapped core effective inductance per turns squared
73	LG			0.236	mm	Core gap length
<b>74</b>	<b>SECONDARY WINDING</b>					
75	NSECONDARY	8		8		Secondary winding number of turns
<b>76</b>	<b>BIAS WINDING</b>					
77	NBIAS			19		Bias winding number of turns
<b>78</b>	<b>PRIMARY COMPONENTS SELECTION</b>					
79	BIAS WINDING					
80	VBIAS	17.00		17.00	V	Rectified bias voltage
81	VF_BIAS			0.70	V	Bias winding diode forward drop
82	VREVERSE_BIASDIODE			251.19	V	Bias diode reverse voltage (not accounting parasitic voltage ring)
83	CBIAS			22	uF	Bias winding rectification capacitor
84	CBPP			4.70	uF	BPP pin capacitor
<b>85</b>	<b>SECONDARY COMPONENTS SELECTION</b>					
86	FEEDBACK COMPONENTS					
87	RFB_UPPER			100.00	k $\Omega$	Upper feedback resistor (connected to the output terminal)
88	RFB_LOWER			20.50	k $\Omega$	Lower feedback resistor
89	CFB_LOWER			330	pF	Lower feedback resistor decoupling capacitor
<b>90</b>	<b>MULTIPLE OUTPUT PARAMETERS</b>					
<b>91</b>	<b>OUTPUT 1</b>					
92	VOUT1			7.50	V	Output 1 voltage
93	IOUT1	1.300		1.300	A	Output 1 current



94	POUT1			9.75	W	Output 1 power
95	IRMS_SECONDARY1			2.374	A	Root mean squared value of the secondary current for output 1
96	IRIPPLE_CAP_OUTPUT1			1.987	A	Current ripple on the secondary waveform for output 1
97	NSECONDARY1			8		Number of turns for output 1
98	VREVERSE_RECTIFIER1			106.10	V	SRFET reverse voltage (not accounting parasitic voltage ring) for output 1
99	SRFET1	SQJ454EP		SQJ454EP		Secondary rectifier (Logic MOSFET) for output 1
100	VF_SRFET1			0.83	V	SRFET on-time drain voltage for output 1
101	VBREAKDOWN_SRFET1			200	V	SRFET breakdown voltage for output 1
102	RDSON_SRFET1			150	mΩ	SRFET on-time drain resistance at 25degC and VGS=4.4V for output 1
<b>103</b>	<b>OUTPUT 2</b>					
104	VOUT2	17.00		17.00	V	Output 2 voltage
105	IOUT2	0.140		0.140	A	Output 2 current
106	POUT2			2.38	W	Output 2 power
107	IRMS_SECONDARY2			0.256	A	Root mean squared value of the secondary current for output 2
108	IRIPPLE_CAP_OUTPUT2			0.214	A	Current ripple on the secondary waveform for output 2
109	NSECONDARY2			19		Number of turns for output 2
110	VREVERSE_RECTIFIER2			251.19	V	SRFET reverse voltage (not accounting parasitic voltage ring) for output 2
111	SRFET2	AUTO	Info	SQJ454EP		The voltage stress (including the parasitic ring) on the secondary MOSFET selected may exceed the device BVDSS: pick a MOSFET with a higher BVDSS
112	VF_SRFET2			0.83	V	SRFET on-time drain voltage for output 2
113	VBREAKDOWN_SRFET2			200	V	SRFET breakdown voltage for output 2
114	RDSON_SRFET2			150.0	mΩ	SRFET on-time drain resistance at 25degC and VGS=4.4V for output 2
<b>115</b>	<b>OUTPUT 3</b>					
116	VOUT3	4.00		4.00	V	Output 3 voltage
117	IOUT3	0.140		0.140	A	Output 3 current
118	POUT3			0.56	W	Output 3 power
119	IRMS_SECONDARY3			0.256	A	Root mean squared value of the secondary current for output 3
120	IRIPPLE_CAP_OUTPUT3			0.214	A	Current ripple on the secondary waveform for output 3
121	NSECONDARY3			5		Number of turns for output 3
122	VREVERSE_RECTIFIER3			65.63	V	SRFET reverse voltage (not accounting parasitic voltage ring) for output 3
123	SRFET3	AUTO		SQSA80EN W		Secondary rectifier (Logic MOSFET) for output 3
124	VF_SRFET3			0.82	V	SRFET on-time drain voltage for output 3
125	VBREAKDOWN_SRFET3			80	V	SRFET breakdown voltage for output 3
126	RDSON_SRFET3			27.0	mΩ	SRFET on-time drain resistance at 25degC and VGS=4.4V for output 3



127	PO_TOTAL		Info	12.69	W	The total power of all outputs does not add up to the total power of the design
128	NEGATIVE OUTPUT	3		3		If negative output exists, enter the output number; e.g. If VO2 is negative output, select 2
<b>129</b>	<b>INPUT VOLTAGE SET-POINTS ANALYSIS</b>					
<b>130</b>	<b>TOLERANCE CORNER</b>					
131	USER_VINDC	40		40	V	Input DC voltage corner to be evaluated
132	USER_ILIMIT	TYP		1.450	A	Current limit corner to be evaluated
133	USER_LPRIMARY	TYP		274.2	uH	Primary inductance corner to be evaluated
<b>134</b>	<b>OPERATING CONDITION SELECTION</b>					
135	POUT			13.05	W	Output power to be evaluated
136	EFFICIENCY			0.85		Converter efficiency to be evaluated
137	Z FACTOR			0.50		Z-factor to be evaluated
138	FSWITCHING			57385	Hz	Maximum switching frequency at full load
139	KP			0.923		Measure of continuous/discontinuous mode of operation
140	MODE_OPERATION			CCM		Mode of operation
141	DUTYCYCLE			0.511		Primary switch duty cycle
142	TIME_ON			8.90	us	Primary switch on-time
143	TIME_OFF			8.53	us	Primary switch off-time
<b>144</b>	<b>PRIMARY CURRENT</b>					
145	Iavg_PRIMARY			0.370	A	Primary switch average current
146	IPEAK_PRIMARY			1.347	A	Primary switch peak current
147	IPEDESTAL_PRIMARY			0.104	A	Primary switch current pedestal
148	IRIPPLE_PRIMARY			1.244	A	Primary switch ripple current
149	IRMS_PRIMARY			0.578	A	Primary switch RMS current
<b>150</b>	<b>MAGNETIC FLUX DENSITY</b>					
151	BPEAK			3053	Gauss	Peak flux density
152	BMAX			2772	Gauss	Maximum flux density
153	BAC			1279	Gauss	AC flux density (0.5 x Peak to Peak)

**NOTE:** Non-isolated output 17 V and -4 V can only use schottky diodes.



## 10 Performance Data

### 10.1 Efficiency and Output Voltage Regulation

#### 10.1.1 Ambient Temperature: -40 °C

Input Measurement		7.5 V Measurement				17 V Measurement				-4 V Measurement				Total P <sub>OUT</sub> (W)	Eff (%)
V <sub>IN</sub> (VDC)	P <sub>IN</sub> (W)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (mA)	P <sub>OUT</sub> (W)	V Reg (%)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (mA)	P <sub>OUT</sub> (W)	V Reg (%)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (mA)	P <sub>OUT</sub> (W)	V Reg (%)		
40	1.11	7.62	65	0.50	1.54	16.23	19	0.30	-4.54	4.02	19	0.08	0.56	0.88	79.0
	14.80	7.45	1297	9.67	-0.61	16.41	139	2.29	-3.46	3.93	140	0.55	-1.80	12.50	85.0
	10.26	7.52	1128	8.48	0.28	17.78	19	0.33	4.57	4.04	19	0.08	1.00	8.89	86.5
	12.79	7.48	1128	8.43	-0.31	16.43	120	1.98	-3.34	3.94	121	0.48	-1.49	10.89	85.5
	3.54	7.62	65	0.50	1.61	15.85	121	1.91	-6.78	3.92	121	0.48	-1.89	2.88	79.9
130	1.12	7.61	65	0.50	1.52	16.24	19	0.30	-4.46	4.02	19	0.08	0.51	0.88	79.1
	14.33	7.60	1297	9.86	1.31	16.70	140	2.34	-1.76	3.95	141	0.55	-1.27	12.75	87.1
	10.14	7.66	1128	8.63	2.08	18.12	19	0.34	6.58	4.04	19	0.08	1.05	9.05	87.6
	12.36	7.62	1128	8.59	1.61	16.74	120	2.02	-1.51	3.96	121	0.48	-1.04	11.09	87.1
	3.38	7.60	65	0.50	1.40	15.79	121	1.90	-7.13	3.92	121	0.47	-2.06	2.87	80.4
300	1.20	7.62	65	0.50	1.61	16.28	19	0.30	-4.25	4.02	19	0.08	0.56	0.88	72.9
	14.49	7.65	1297	9.92	1.95	16.84	140	2.35	-0.92	3.91	140	0.55	-2.36	12.82	85.9
	10.19	7.69	1128	8.67	2.55	18.39	18	0.34	8.17	4.04	19	0.08	0.97	9.09	86.3
	12.89	7.66	1128	8.64	2.10	16.86	120	2.03	-0.80	3.92	121	0.47	-2.03	11.14	85.7
	3.43	7.60	65	0.50	1.36	15.79	120	1.90	-7.10	3.90	121	0.47	-2.49	2.87	78.1
375	1.32	7.62	65	0.50	1.63	16.29	19	0.30	-4.20	4.02	19	0.08	0.56	0.88	69.1
	15.11	7.65	1297	9.93	2.06	16.88	139	2.35	-0.70	3.90	140	0.55	-2.58	12.83	86.3
	10.45	7.70	1128	8.68	2.64	18.50	18	0.34	8.83	4.04	19	0.08	0.99	9.09	85.5
	13.05	7.66	1128	8.64	2.17	16.89	120	2.03	-0.62	3.91	121	0.47	-2.20	11.14	84.8
	3.58	7.60	65	0.50	1.32	15.79	120	1.90	-7.12	3.90	121	0.47	-2.44	2.87	76.4
530	1.46	7.62	65	0.50	1.55	16.28	19	0.30	-4.24	4.02	19	0.08	0.59	0.88	64.3
	15.21	7.67	1297	9.95	2.25	16.94	139	2.36	-0.35	3.90	140	0.55	-2.43	12.85	82.6
	10.90	7.71	1128	8.69	2.76	18.61	18	0.34	9.44	4.04	19	0.08	1.04	9.11	83.0
	13.16	7.67	1128	8.65	2.29	16.94	120	2.04	-0.35	3.92	121	0.47	-2.01	11.16	82.8
	4.06	7.59	65	0.49	1.26	15.78	120	1.90	-7.16	3.90	121	0.47	-2.40	2.87	72.3
					Max %Reg	<b>2.76</b>			Max %Reg	<b>9.44</b>			Max %Reg	<b>1.05</b>	
					Min %Reg	<b>-0.61</b>			Min %Reg	<b>-7.16</b>			Min %Reg	<b>-2.58</b>	
					Limit %	<b>+7 / -13</b>			Limit %	<b>+22 / -9</b>			Limit %	<b>±7</b>	
					Result	<b>PASS</b>			Result	<b>PASS</b>			Result	<b>PASS</b>	



## 10.1.2 Ambient Temperature: 25 °C

Input Measurement		7.5 V Measurement				17 V Measurement				-4 V Measurement					
V <sub>IN</sub> (VDC)	P <sub>IN</sub> (W)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (mA)	P <sub>OUT</sub> (W)	V Reg (%)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (mA)	P <sub>OUT</sub> (W)	V Reg (%)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (mA)	P <sub>OUT</sub> (W)	V Reg (%)	Total P <sub>OUT</sub> (W)	Eff (%)
40	1.10	7.52	65	0.49	0.20	16.22	19	0.30	-4.62	4.03	19	0.08	0.79	0.87	79.4
	14.80	7.35	1297	9.54	-1.96	16.58	140	2.32	-2.49	3.93	140	0.55	-1.69	12.41	83.8
	10.26	7.41	1128	8.36	-1.19	17.76	19	0.33	4.46	4.05	19	0.08	1.25	8.77	85.5
	12.79	7.38	1128	8.32	-1.58	16.59	120	2.00	-2.40	3.94	121	0.48	-1.41	10.80	84.5
	3.54	7.52	65	0.49	0.26	15.74	121	1.90	-7.42	3.92	121	0.47	-2.08	2.86	81.0
130	1.12	7.52	65	0.49	0.23	16.23	19	0.30	-4.56	4.03	19	0.08	0.76	0.87	77.9
	14.33	7.51	1297	9.74	0.11	16.86	140	2.36	-0.83	3.94	141	0.55	-1.54	12.65	88.3
	10.14	7.55	1128	8.52	0.69	18.08	19	0.34	6.35	4.05	19	0.08	1.31	8.93	88.1
	12.36	7.52	1128	8.48	0.29	16.88	120	2.03	-0.71	3.95	121	0.48	-1.31	10.99	88.9
	3.38	7.51	65	0.49	0.14	15.69	121	1.89	-7.74	3.91	121	0.47	-2.19	2.85	84.4
300	1.20	7.53	65	0.49	0.34	16.27	19	0.30	-4.31	4.03	19	0.08	0.76	0.87	72.4
	14.49	7.55	1297	9.79	0.66	16.99	140	2.38	-0.04	3.93	141	0.55	-1.67	12.72	87.8
	10.19	7.58	1128	8.55	1.10	18.30	19	0.34	7.62	4.05	19	0.08	1.22	8.97	88.0
	12.89	7.56	1128	8.52	0.75	17.00	121	2.05	0.00	3.94	121	0.48	-1.43	11.05	85.7
	3.43	7.51	65	0.49	0.13	15.68	121	1.89	-7.74	3.91	121	0.47	-2.36	2.85	83.2
375	1.32	7.53	65	0.49	0.37	16.29	19	0.30	-4.17	4.03	19	0.08	0.80	0.87	66.4
	15.11	7.56	1297	9.80	0.78	17.04	140	2.38	0.21	3.88	140	0.55	-2.91	12.73	84.3
	10.45	7.59	1128	8.56	1.19	18.37	19	0.34	8.07	4.05	19	0.08	1.16	8.98	85.9
	13.05	7.56	1128	8.53	0.85	17.04	120	2.05	0.23	3.90	121	0.47	-2.46	11.05	84.7
	3.58	7.51	65	0.49	0.11	15.68	121	1.89	-7.75	3.90	121	0.47	-2.61	2.85	79.7
530	1.46	7.54	65	0.49	0.48	16.34	19	0.30	-3.88	0.00	19	0.08	0.88	0.88	59.9
	15.21	7.57	1297	9.81	0.89	17.09	140	2.39	0.55	3.88	140	0.54	-3.04	12.75	83.8
	10.90	7.61	1128	8.58	1.43	18.59	19	0.34	9.32	4.05	19	0.08	1.18	9.00	82.6
	13.16	7.57	1128	8.54	0.96	17.11	120	2.06	0.62	3.90	121	0.47	-2.57	11.07	84.2
	4.06	7.51	65	0.49	0.08	15.69	121	1.89	-7.71	3.90	121	0.47	-2.48	2.85	70.3
			Max %Reg		<b>1.43</b>		Max %Reg		<b>9.32</b>		Max %Reg		<b>1.31</b>		
			Min %Reg		<b>-1.96</b>		Min %Reg		<b>-7.75</b>		Min %Reg		<b>-3.04</b>		
			Limit %		<b>+7 / -13</b>		Limit %		<b>+22 / -9</b>		Limit %		<b>±7</b>		
			Result		<b>PASS</b>		Result		<b>PASS</b>		Result		<b>PASS</b>		

## 10.1.3 Ambient Temperature: 85 °C

Input Measurement		7.5 V Measurement				17 V Measurement				-4 V Measurement					
V <sub>IN</sub> (VDC)	P <sub>IN</sub> (W)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (mA)	P <sub>OUT</sub> (W)	V Reg (%)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (mA)	P <sub>OUT</sub> (W)	V Reg (%)	V <sub>OUT</sub> (V)	I <sub>OUT</sub> (mA)	P <sub>OUT</sub> (W)	V Reg (%)	Total P <sub>OUT</sub> (W)	Eff (%)
40	1.15	7.46	65	0.49	-0.49	16.29	19	0.30	-4.21	4.04	19	0.08	0.95	0.87	75.3
	15.56	7.28	1297	9.44	-2.97	16.72	140	2.34	-1.63	3.92	140	0.55	-2.04	12.33	79.3
	10.67	7.37	1128	8.31	-1.74	17.80	19	0.33	4.72	4.06	19	0.08	1.46	8.72	81.7
	13.29	7.31	1128	8.25	-2.49	16.73	121	2.02	-1.58	3.92	121	0.47	-1.91	10.74	80.8
	3.65	7.47	65	0.49	-0.43	15.73	121	1.90	-7.45	3.91	121	0.47	-2.38	2.86	78.3
130	1.12	7.46	65	0.49	-0.48	16.28	19	0.30	-4.24	4.04	19	0.08	0.89	0.87	77.9
	14.60	7.45	1297	9.66	-0.73	17.00	140	2.38	-0.02	3.92	141	0.55	-1.88	12.59	86.2
	10.35	7.50	1128	8.46	0.01	18.09	19	0.34	6.41	4.06	19	0.08	1.51	8.88	85.8
	12.70	7.47	1128	8.43	-0.38	17.04	121	2.05	0.24	3.94	121	0.48	-1.58	10.96	86.3
	3.42	7.46	65	0.49	-0.53	15.66	121	1.89	-7.87	3.90	121	0.47	-2.48	2.85	83.2
300	1.24	7.47	65	0.49	-0.37	16.32	19	0.30	-3.99	4.04	19	0.08	0.88	0.87	70.3
	14.85	7.50	1297	9.73	-0.01	17.16	140	2.40	0.92	3.93	140	0.55	-1.84	12.68	85.4
	10.13	7.53	1128	8.50	0.45	18.27	19	0.34	7.48	4.06	19	0.08	1.53	8.91	88.0
	12.84	7.51	1128	8.47	0.13	17.17	120	2.07	0.99	3.94	121	0.48	-1.54	11.01	85.8
	3.43	7.46	65	0.49	-0.53	15.65	120	1.89	-7.93	3.90	121	0.47	-2.53	2.84	82.9
375	1.36	7.48	65	0.49	-0.32	16.35	19	0.31	-3.81	4.04	19	0.08	0.93	0.87	64.0
	14.87	7.51	1297	9.74	0.13	17.21	140	2.41	1.23	3.88	141	0.54	-3.08	12.70	85.4
	10.35	7.54	1128	8.50	0.54	18.35	19	0.34	7.93	4.05	19	0.08	1.25	8.92	86.2
	12.93	7.52	1128	8.48	0.24	17.22	121	2.08	1.27	3.89	121	0.47	-2.67	11.03	85.3
	3.56	7.46	65	0.49	-0.53	15.66	121	1.89	-7.91	3.88	121	0.47	-3.03	2.84	79.9
530	1.38	7.49	65	0.49	-0.13	16.43	19	0.31	-3.36	4.04	19	0.08	1.03	0.87	63.4
	15.41	7.52	1297	9.76	0.27	17.28	140	2.42	1.65	3.85	140	0.54	-3.79	12.71	82.5
	10.96	7.56	1128	8.52	0.75	18.54	19	0.34	9.04	4.05	19	0.08	1.34	8.94	81.6
	13.62	7.53	1128	8.49	0.42	17.30	120	2.08	1.76	3.87	121	0.47	-3.20	11.04	81.1
	3.79	7.46	65	0.49	-0.55	15.67	120	1.89	-7.85	3.88	121	0.47	-2.99	2.84	75.1
					Max %Reg	<b>0.75</b>			Max %Reg	<b>9.04</b>			Max %Reg	<b>1.53</b>	
					Min %Reg	<b>-2.97</b>			Min %Reg	<b>-7.93</b>			Min %Reg	<b>-3.79</b>	
					Limit %	<b>+7 / -13</b>			Limit %	<b>+22 / -9</b>			Limit %	<b>±7</b>	
					Result	<b>PASS</b>			Result	<b>PASS</b>			Result	<b>PASS</b>	




## 10.2 *Output Voltage Ripple*

### 10.2.1 Output Voltage Ripple Measurement Set-Up

For DC output ripple measurements, a modified oscilloscope test probe must be utilized in order to reduce spurious signals due to pick-up. Details of the probe modification are provided in the Figures below.

The Teledyne Lecroy PP026 probe adapter is affixed with one capacitor tied in parallel across the probe tip. The capacitor include one (1) 1  $\mu$ F / 50 V ceramic type. Noise filter setting is oscilloscope should be set to -3dB at 3.125 MHz.



**Figure 11** – Oscilloscope Probe Prepared for Ripple Measurement. (End Cap and Ground Lead Removed.)



**Figure 12** – Oscilloscope Probe with BNC Adapter.



## 10.2.2 Test Data at Ambient Temperature: -40 °C

$V_{IN}$	7.5 V $I_{OUT}$ (mA)	7.5 V Ripple (mV <sub>PP</sub> )	17 V $I_{OUT}$ (mA)	17 V Ripple (mV <sub>PP</sub> )	4 V $I_{OUT}$ (mA)	4 V Ripple (mV <sub>PP</sub> )
<b>40</b>	65	<b>62</b>	19	<b>52</b>	19	<b>7</b>
	1297	<b>179</b>	139	<b>82</b>	140	<b>24</b>
	1128	<b>151</b>	19	<b>81</b>	19	<b>7</b>
	1128	<b>125</b>	120	<b>78</b>	121	<b>17</b>
	65	<b>79</b>	121	<b>84</b>	121	<b>23</b>
<b>130</b>	65	<b>84</b>	19	<b>51</b>	19	<b>10</b>
	1297	<b>139</b>	140	<b>85</b>	141	<b>9</b>
	1128	<b>168</b>	19	<b>78</b>	19	<b>9</b>
	1128	<b>136</b>	120	<b>81</b>	121	<b>9</b>
	65	<b>95</b>	121	<b>73</b>	121	<b>13</b>
<b>300</b>	65	<b>112</b>	19	<b>60</b>	19	<b>14</b>
	1297	<b>165</b>	140	<b>96</b>	140	<b>29</b>
	1128	<b>202</b>	18	<b>93</b>	19	<b>17</b>
	1128	<b>165</b>	120	<b>96</b>	121	<b>30</b>
	65	<b>120</b>	120	<b>79</b>	121	<b>43</b>
<b>375</b>	65	<b>113</b>	19	<b>64</b>	19	<b>14</b>
	1297	<b>173</b>	139	<b>101</b>	140	<b>32</b>
	1128	<b>209</b>	18	<b>99</b>	19	<b>21</b>
	1128	<b>169</b>	120	<b>100</b>	121	<b>31</b>
	65	<b>124</b>	120	<b>82</b>	121	<b>44</b>
<b>530</b>	65	<b>145</b>	19	<b>80</b>	19	<b>19</b>
	1297	<b>186</b>	139	<b>115</b>	140	<b>35</b>
	1128	<b>222</b>	18	<b>110</b>	19	<b>25</b>
	1128	<b>183</b>	120	<b>108</b>	121	<b>37</b>
	65	<b>134</b>	120	<b>92</b>	121	<b>47</b>
	<b>7.5 V mV<sub>PP</sub> (Limit)</b>	<b>7.5 V mV<sub>PP</sub> (Max.)</b>	<b>17 V mV<sub>PP</sub> (Limit)</b>	<b>17 V mV<sub>PP</sub> (Max.)</b>	<b>4 V mV<sub>PP</sub> (Limit)</b>	<b>4 V mV<sub>PP</sub> (Max.)</b>
<b>Data</b>	500	<b>222</b>	150	<b>115</b>	50	<b>44</b>
<b>Result</b>	<b>PASS</b>		<b>PASS</b>		<b>PASS</b>	

## 10.2.3 Test Data at Ambient Temperature: 25 °C

$V_{IN}$	7.5 V $I_{OUT}$ (mA)	7.5 V Ripple (mV <sub>PP</sub> )	17 V $I_{OUT}$ (mA)	17 V Ripple (mV <sub>PP</sub> )	4 V $I_{OUT}$ (mA)	4 V Ripple (mV <sub>PP</sub> )
<b>40</b>	65	<b>60</b>	19	<b>44</b>	19	<b>6</b>
	1297	<b>153</b>	140	<b>70</b>	140	<b>12</b>
	1128	<b>143</b>	19	<b>69</b>	19	<b>7</b>
	1128	<b>157</b>	120	<b>69</b>	121	<b>13</b>
	65	<b>83</b>	121	<b>72</b>	121	<b>15</b>
<b>130</b>	65	<b>81</b>	19	<b>44</b>	19	<b>9</b>
	1297	<b>141</b>	140	<b>73</b>	141	<b>9</b>
	1128	<b>167</b>	19	<b>69</b>	19	<b>9</b>
	1128	<b>14</b>	120	<b>73</b>	121	<b>9</b>
	65	<b>92</b>	121	<b>62</b>	121	<b>10</b>
<b>300</b>	65	<b>104</b>	19	<b>51</b>	19	<b>13</b>
	1297	<b>170</b>	140	<b>83</b>	141	<b>24</b>
	1128	<b>198</b>	19	<b>80</b>	19	<b>18</b>
	1128	<b>167</b>	121	<b>81</b>	121	<b>20</b>
	65	<b>116</b>	121	<b>67</b>	121	<b>28</b>
<b>375</b>	65	<b>114</b>	19	<b>56</b>	19	<b>16</b>
	1297	<b>177</b>	140	<b>88</b>	140	<b>33</b>
	1128	<b>208</b>	19	<b>84</b>	19	<b>20</b>
	1128	<b>179</b>	120	<b>85</b>	121	<b>31</b>
	65	<b>125</b>	121	<b>68</b>	121	<b>36</b>
<b>530</b>	65	<b>112</b>	19	<b>68</b>	19	<b>17</b>
	1297	<b>187</b>	140	<b>96</b>	140	<b>38</b>
	1128	<b>222</b>	19	<b>97</b>	19	<b>24</b>
	1128	<b>182</b>	120	<b>95</b>	121	<b>40</b>
	65	<b>125</b>	121	<b>78</b>	121	<b>33</b>
	<b>7.5 V mV<sub>PP</sub> (Limit)</b>	<b>7.5 V mV<sub>PP</sub> (Max.)</b>	<b>17 V mV<sub>PP</sub> (Limit)</b>	<b>17 V mV<sub>PP</sub> (Max.)</b>	<b>4 V mV<sub>PP</sub> (Limit)</b>	<b>4 V mV<sub>PP</sub> (Max.)</b>
<b>Data</b>	500	<b>222</b>	150	<b>97</b>	50	<b>40</b>
<b>Result</b>	<b>PASS</b>		<b>PASS</b>		<b>PASS</b>	

## 10.2.4 Test Data at Ambient Temperature: 85 °C

$V_{IN}$	7.5 V $I_{OUT}$ (mA)	7.5 V Ripple (mV <sub>PP</sub> )	17 V $I_{OUT}$ (mA)	17 V Ripple (mV <sub>PP</sub> )	4 V $I_{OUT}$ (mA)	4 V Ripple (mV <sub>PP</sub> )
<b>40</b>	65	<b>63</b>	19	<b>39</b>	19	<b>6</b>
	1297	<b>24</b>	19	<b>63</b>	140	<b>12</b>
	1128	<b>150</b>	19	<b>59</b>	19	<b>7</b>
	1128	<b>234</b>	19	<b>62</b>	121	<b>9</b>
	65	<b>88</b>	19	<b>63</b>	121	<b>12</b>
<b>130</b>	65	<b>84</b>	19	<b>39</b>	19	<b>9</b>
	1297	<b>151</b>	19	<b>67</b>	141	<b>10</b>
	1128	<b>172</b>	19	<b>63</b>	19	<b>10</b>
	1128	<b>149</b>	19	<b>65</b>	121	<b>10</b>
	65	<b>101</b>	19	<b>60</b>	121	<b>10</b>
<b>300</b>	65	<b>110</b>	19	<b>46</b>	19	<b>14</b>
	1297	<b>182</b>	19	<b>75</b>	140	<b>18</b>
	1128	<b>203</b>	19	<b>71</b>	19	<b>18</b>
	1128	<b>179</b>	19	<b>73</b>	121	<b>18</b>
	65	<b>129</b>	19	<b>63</b>	121	<b>18</b>
<b>375</b>	65	<b>117</b>	19	<b>52</b>	19	<b>16</b>
	1297	<b>192</b>	19	<b>83</b>	141	<b>31</b>
	1128	<b>212</b>	19	<b>79</b>	19	<b>21</b>
	1128	<b>185</b>	19	<b>79</b>	121	<b>32</b>
	65	<b>134</b>	19	<b>66</b>	121	<b>43</b>
<b>530</b>	65	<b>110</b>	19	<b>63</b>	19	<b>18</b>
	1297	<b>193</b>	19	<b>90</b>	140	<b>41</b>
	1128	<b>217</b>	19	<b>88</b>	19	<b>27</b>
	1128	<b>195</b>	19	<b>89</b>	121	<b>44</b>
	65	<b>137</b>	19	<b>71</b>	121	<b>46</b>
	<b>7.5 V mV<sub>PP</sub> (Limit)</b>	<b>7.5 V mV<sub>PP</sub> (Max.)</b>	<b>17 V mV<sub>PP</sub> (Limit)</b>	<b>17 V mV<sub>PP</sub> (Max.)</b>	<b>4 V mV<sub>PP</sub> (Limit)</b>	<b>4 V mV<sub>PP</sub> (Max.)</b>
<b>Data</b>	500	<b>234</b>	150	<b>90</b>	50	<b>44</b>
<b>Result</b>	<b>PASS</b>		<b>PASS</b>		<b>PASS</b>	

## 11 Thermal Performance

The thermal data presented below are open frame with no thermal mitigation applied.

The worst case device temperature occurs at 40 VDC input, maximum load, with a rise of 65 °C above ambient. This indicates at an ambient of 85 °C the InnoSwitch IC device would be close or at the maximum recommended operating temperature of 125 °C.

The full load 40 VDC input condition may not be a valid operating point in many designs. It is a transient, occurring during a fault where the 12 V system has been lost, which also results in the gate supply power dramatically reducing after a few seconds (inverter enters a fault state, such as active short-circuit, where the power devices are driven statically).

However if additional thermal margin is required then a thermal pad can be placed between the outer enclosure and the SOURCE (HV-) connected area of the PCB (see Figure 2).

If considered during the design phase, the enclosure casting can have a feature grown underneath the PCB area to reduce the pad thickness required, reducing the cost and thermal impedance. This typically reduces IC temperatures by 10-15 °C. It is not necessary to place the thermal pad on the IC package itself – most heat is conducted through the SOURCE pin tab and not the package. This also avoids oversizing the thermal pad to meet primary to secondary creepage distances.

11.1 **IR Camera Reading at 25 °C Ambient Temperature after 1 Hour Soak Time**

11.1.1 Input: 40 VDC; Output: 7.5 V / 0.65 mA, 17 V / 120 mA, -4 V 120 mA



Figure 13 – Component Side.



Figure 14 – Solder Side.

	Reference	°C
<b>Ambient</b>		25.6
<b>Transformer Core</b>	T1	34.2
<b>-4 V Diode</b>	D1005	38.7
<b>17 V Diode</b>	D1006	41.5
<b>-4 V Capacitor</b>	C1009	34.2
<b>17 V Capacitor</b>	C1007	31.6
<b>7.5 V Capacitor</b>	C2005	29.9

	Reference	°C
<b>Ambient</b>		25.6
<b>InnoSwitch</b>	IC1000A	37.2
<b>7.5 V SRFET</b>	Q2000	32.1

11.1.2 Input: 40 VDC; Output: 7.5 V / 1.3 A, 17 V / 140 mA, -4 V 140 mA




Figure 15 – Component Side.

	Reference	°C
<b>Ambient</b>		26.6
<b>Transformer Core</b>	T1	57.8
<b>-4 V Diode</b>	D1005	52.3
<b>17 V Diode</b>	D1006	58.3
<b>-4 V Capacitor</b>	C1009	44.2
<b>17 V Capacitor</b>	C1007	38.9
<b>7.5 V Capacitor</b>	C2005	44.5




Figure 16 – Solder Side.

	Reference	°C
<b>Ambient</b>		26.6
<b>InnoSwitch</b>	IC1000A	88.6
<b>7.5 V SRFET</b>	Q2000	62.6

11.1.3 Input: 375 VDC; Output: 7.5 V / 0.65 mA, 17 V / 120 mA, -4 V 120 mA




Figure 17 – Component Side.




Figure 18 – Solder Side.

	Reference	°C
<b>Ambient</b>		23.9
<b>Transformer Core</b>	T1	32.8
<b>-4 V Diode</b>	D1005	36.5
<b>17 V Diode</b>	D1006	39.5
<b>-4 V Capacitor</b>	C1009	31.9
<b>17 V Capacitor</b>	C1007	29.8
<b>7.5 V Capacitor</b>	C2005	27.5

	Reference	°C
<b>Ambient</b>		23.9
<b>InnoSwitch</b>	IC1000A	36.1
<b>7.5 V SRFET</b>	Q2000	30.4

11.1.4 Input: 375 VDC; Output: 7.5 V / 1.3 A, 17 V / 140 mA, -4 V 140 mA



Figure 19 – Component Side.




Figure 20 – Solder Side.

	Reference	°C
<b>Ambient</b>		24.8
<b>Transformer Core</b>	T1	52.4
<b>-4 V Diode</b>	D1005	49.7
<b>17 V Diode</b>	D1006	54.1
<b>-4 V Capacitor</b>	C1009	42.1
<b>17 V Capacitor</b>	C1007	36.1
<b>7.5 V Capacitor</b>	C2005	39.4

	Reference	°C
<b>Ambient</b>		24.8
<b>InnoSwitch</b>	IC1000A	61.8
<b>7.5 V SRFET</b>	Q2000	55.7



11.1.5 Input: 530 VDC; Output: 7.5 V / 0.65 mA, 17 V / 120 mA, -4 V 120 mA




Figure 21 – Component Side.

	Reference	°C
<b>Ambient</b>		24.2
<b>Transformer Core</b>	T1	35.0
<b>-4 V Diode</b>	D1005	37.5
<b>17 V Diode</b>	D1006	40.8
<b>-4 V Capacitor</b>	C1009	33.9
<b>17 V Capacitor</b>	C1007	30.1
<b>7.5 V Capacitor</b>	C2005	28.5



Figure 22 – Solder Side.

	Reference	°C
<b>Ambient</b>		24.2
<b>InnoSwitch</b>	IC1000A	40.5
<b>7.5 V SRFET</b>	Q2000	32.3

11.1.6 Input: 530 VDC; Output: 7.5 V / 1.3 A, 17 V / 140 mA, -4 V 140 mA




Figure 23 – Component Side.

	Reference	°C
Ambient		25.1
Transformer Core	T1	57.1
-4 V Diode	D1005	51.6
17 V Diode	D1006	56.2
-4 V Capacitor	C1009	44.6
17 V Capacitor	C1007	38.7
7.5 V Capacitor	C2005	42.6




Figure 24 – Solder Side.

	Reference	°C
Ambient		25.1
InnoSwitch	IC1000A	71.2
7.5 V SRFET	Q2000	59.1

## 12 Waveforms

### 12.1 Output Voltage Start-Up Waveforms

Supply is able to start-up at full load and 40 V input.



**Figure 25** – Input: 40 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

Time per Division: 100 ms / div.  
 CH1,  $V_{INPUT}$ , 20 V / div.  
 CH2,  $V_{OUT\_7.5V}$ , 5 V / div.  
 CH3,  $V_{OUT\_17V}$ , 5 V / div.  
 CH4,  $V_{OUT\_4V}$ , 2 V / div.

$V_{OUT\_7.5V}$  (Maximum): 7.67 V.  
 $V_{OUT\_17V}$  (Maximum): 16.2 V.  
 $V_{OUT\_4V}$  (Maximum): -3.98 V.



**Figure 26** – Input: 40 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

Time per Division: 100 ms / div.  
 CH1,  $V_{INPUT}$ , 20 V / div.  
 CH2,  $V_{OUT\_7.5V}$ , 5 V / div.  
 CH3,  $V_{OUT\_17V}$ , 5 V / div.  
 CH4,  $V_{OUT\_4V}$ , 2 V / div.

$V_{OUT\_7.5V}$  (Maximum): 7.72 V.  
 $V_{OUT\_17V}$  (Maximum): 16.69 V.  
 $V_{OUT\_4V}$  (Maximum): -3.99 V.



**Figure 27** – Input: 300 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

Time per Division: 100 ms / div.  
 CH1,  $V_{INPUT}$ , 200 V / div.  
 CH2,  $V_{OUT\_7.5V}$ , 5 V / div.  
 CH3,  $V_{OUT\_17V}$ , 5 V / div.  
 CH4,  $V_{OUT\_4V}$ , 2 V / div.

$V_{OUT\_7.5V}$  (Maximum): 7.66 V.  
 $V_{OUT\_17V}$  (Maximum): 16.02 V.



**Figure 28** – Input: 300 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

Time per Division: 100 ms / div.  
 CH1,  $V_{INPUT}$ , 200 V / div.  
 CH2,  $V_{OUT\_7.5V}$ , 5 V / div.  
 CH3,  $V_{OUT\_17V}$ , 5 V / div.  
 CH4,  $V_{OUT\_4V}$ , 2 V / div.

$V_{OUT\_7.5V}$  (Maximum): 7.72 V.  
 $V_{OUT\_17V}$  (Maximum): 16.69 V.

$V_{OUT\_4V}$  (Maximum): - 3.96 V.



**Figure 29** – Input: 375 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

Time per Division: 100 ms / div.  
 CH1,  $V_{INPUT}$ , 200 V / div.  
 CH2,  $V_{OUT\_7.5V}$ , 5 V / div.  
 CH3,  $V_{OUT\_17V}$ , 5 V / div.  
 CH4,  $V_{OUT\_4V}$ , 2 V / div.

$V_{OUT\_7.5V}$  (Maximum): 7.67 V.  
 $V_{OUT\_17V}$  (Maximum): 15.97 V.  
 $V_{OUT\_4V}$  (Maximum): -3.97 V.

$V_{OUT\_4V}$  (Maximum): - 3.99 V.



**Figure 30** – Input: 375 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

Time per Division: 100 ms / div.  
 CH1,  $V_{INPUT}$ , 200 V / div.  
 CH2,  $V_{OUT\_7.5V}$ , 5 V / div.  
 CH3,  $V_{OUT\_17V}$ , 5 V / div.  
 CH4,  $V_{OUT\_4V}$ , 2 V / div.

$V_{OUT\_7.5V}$  (Maximum): 7.73 V.  
 $V_{OUT\_17V}$  (Maximum): 17.46 V.  
 $V_{OUT\_4V}$  (Maximum): -3.96 V.



**Figure 31** – Input: 530 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

Time per Division: 100 ms / div.  
 CH1,  $V_{INPUT}$ , 200 V / div.  
 CH2,  $V_{OUT\_7.5V}$ , 5 V / div.  
 CH3,  $V_{OUT\_17V}$ , 5 V / div.  
 CH4,  $V_{OUT\_4V}$ , 2 V / div.

$V_{OUT\_7.5V}$  (Maximum): 7.69 V.  
 $V_{OUT\_17V}$  (Maximum): 15.89 V.  
 $V_{OUT\_4V}$  (Maximum): -3.95 V.




**Figure 32** – Input: 530 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

Time per Division: 100 ms / div.  
 CH1,  $V_{INPUT}$ , 200 V / div.  
 CH2,  $V_{OUT\_7.5V}$ , 5 V / div.  
 CH3,  $V_{OUT\_17V}$ , 5 V / div.  
 CH4,  $V_{OUT\_4V}$ , 2 V / div.

$V_{OUT\_7.5V}$  (Maximum): 7.75 V.  
 $V_{OUT\_17V}$  (Maximum): 17.42 V.  
 $V_{OUT\_4V}$  (Maximum): -3.98 V.

## 12.2 Load Transient Response

### 12.2.1 Fix Load at 7.5 V; Transient Loading at 17 V and -4 V



**Figure 33** – Input: 40 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 20 mA – 120 mA @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.105 V Offset.

CH3,  $V_{OUT\_17V}$ , 500 mV / div., -16.235 V Offset.

CH4,  $V_{OUT\_4V}$ , 100 mV / div., 3.72 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.577 V.

$V_{OUT\_7.5V}$  (Minimum): 7.486 V.

$V_{OUT\_17V}$  (Maximum): 16.189 V.

$V_{OUT\_17V}$  (Minimum): 15.697 V.

$V_{OUT\_4V}$  (Maximum): -4.0481 V.

$V_{OUT\_4V}$  (Minimum): -3.8798 V.



**Figure 34** – Input: 40 VDC; 7.5 V Load: 1.13 A; 17 V and -4 V Load: 20 mA – 120 mA @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.23 V Offset.

CH3,  $V_{OUT\_17V}$ , 1 V / div., -18.035 V Offset.

CH4,  $V_{OUT\_4V}$ , 100 mV / div., 3.72 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.51 V.

$V_{OUT\_7.5V}$  (Minimum): 7.361 V.


$V_{OUT\_17V}$  (Maximum): 17.648 V.

$V_{OUT\_17V}$  (Minimum): 16.545 V.

$V_{OUT\_4V}$  (Maximum): -4.0639 V.

$V_{OUT\_4V}$  (Minimum): -3.932 V.





**Figure 35** – Input: 300 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 20 mA – 120 mA @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.105 V Offset.

CH3,  $V_{OUT\_17V}$ , 500 mV / div., -16.235 V Offset.

CH4,  $V_{OUT\_4V}$ , 100 mV / div., 3.72 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.573 V.

$V_{OUT\_7.5V}$  (Minimum): 7.495 V.

$V_{OUT\_17V}$  (Maximum): 16.244 V.

$V_{OUT\_17V}$  (Minimum): 15.620 V.

$V_{OUT\_4V}$  (Maximum): -4.0485 V.

$V_{OUT\_4V}$  (Minimum): -3.8638 V.



**Figure 36** – Input: 300 VDC; 7.5 V Load: 1.13 A; 17 V and -4 V Load: 20 mA – 120 mA @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.23 V Offset.

CH3,  $V_{OUT\_17V}$ , 1 V / div., -18.035 V Offset.

CH4,  $V_{OUT\_4V}$ , 100 mV / div., 3.72 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.693 V.

$V_{OUT\_7.5V}$  (Minimum): 7.511 V.

$V_{OUT\_17V}$  (Maximum): 18.145 V.

$V_{OUT\_17V}$  (Minimum): 16.938 V.

$V_{OUT\_4V}$  (Maximum): -4.0659 V.

$V_{OUT\_4V}$  (Minimum): -3.9251 V.



**Figure 37** – Input: 375 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 20 mA – 120 mA @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.105 V Offset.

CH3,  $V_{OUT\_17V}$ , 500 mV / div., -16.235 V Offset.

CH4,  $V_{OUT\_4V}$ , 100 mV / div., 3.72 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.586 V.

$V_{OUT\_7.5V}$  (Minimum): 7.494 V.

$V_{OUT\_17V}$  (Maximum): 16.263 V.

$V_{OUT\_17V}$  (Minimum): 15.606 V.

$V_{OUT\_4V}$  (Maximum): -4.0522 V.

$V_{OUT\_4V}$  (Minimum): -3.8588 V.



**Figure 38** – Input: 375 VDC; 7.5 V Load: 1.13 A; 17 V and -4 V Load: 20 mA – 120 mA @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.23 V Offset.

CH3,  $V_{OUT\_17V}$ , 1 V / div., -18.035 V Offset.

CH4,  $V_{OUT\_4V}$ , 100 mV / div., 3.72 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.693 V.

$V_{OUT\_7.5V}$  (Minimum): 7.515 V.

$V_{OUT\_17V}$  (Maximum): 18.247 V.

$V_{OUT\_17V}$  (Minimum): 16.945 V.

$V_{OUT\_4V}$  (Maximum): -4.0614 V.

$V_{OUT\_4V}$  (Minimum): -3.8925 V.



**Figure 39** – Input: 530 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 20 mA – 120 mA @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.105 V Offset.

CH3,  $V_{OUT\_17V}$ , 500 mV / div., -16.235 V Offset.

CH4,  $V_{OUT\_4V}$ , 100 mV / div., 3.72 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.601 V.

$V_{OUT\_7.5V}$  (Minimum): 7.478 V.

$V_{OUT\_17V}$  (Maximum): 16.314 V.

$V_{OUT\_17V}$  (Minimum): 15.603 V.

$V_{OUT\_4V}$  (Maximum): -4.0608 V.

$V_{OUT\_4V}$  (Minimum): -3.855 V.



**Figure 40** – Input: 530 VDC; 7.5 V Load: 1.13 A; 17 V and -4 V Load: 20 mA – 120 mA @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.23 V Offset.

CH3,  $V_{OUT\_17V}$ , 1 V / div., -18.035 V Offset.

CH4,  $V_{OUT\_4V}$ , 100 mV / div., 3.72 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.709 V.

$V_{OUT\_7.5V}$  (Minimum): 7.527 V.

$V_{OUT\_17V}$  (Maximum): 18.48 V.


$V_{OUT\_17V}$  (Minimum): 16.99 V.

$V_{OUT\_4V}$  (Maximum): -4.0742 V.

$V_{OUT\_4V}$  (Minimum): -3.8733 V.



## 12.2.2 Fix Load at 17 V and -4 V; Transient loading at 7.5 V



**Figure 41** – Input: 40 VDC; 17 V and -4 V Load: 20 mA; 7.5 V Load: 65 mA – 1.13 A @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.105 V Offset.

CH3,  $V_{OUT\_17V}$ , 1 V / div., -17.67 V Offset.

CH4,  $V_{OUT\_4V}$ , 50 mV / div., 3.908 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.61 V.

$V_{OUT\_7.5V}$  (Minimum): 7.342 V.

$V_{OUT\_17V}$  (Maximum): 17.701 V.

$V_{OUT\_17V}$  (Minimum): 16.167 V.

$V_{OUT\_4V}$  (Maximum): -4.0638 V.

$V_{OUT\_4V}$  (Minimum): -4.0111 V.



**Figure 42** – Input: 40 VDC; 17 V and -4 V Load: 120 mA; 7.5 V Load: 65 mA – 1.13 A @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.105 V Offset.

CH3,  $V_{OUT\_17V}$ , 1 V / div., -16.63 V Offset.

CH4,  $V_{OUT\_4V}$ , 100 mV / div., 3.648 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.576 V.


$V_{OUT\_7.5V}$  (Minimum): 7.289 V.

$V_{OUT\_17V}$  (Maximum): 16.619 V.

$V_{OUT\_17V}$  (Minimum): 15.711 V.

$V_{OUT\_4V}$  (Maximum): -3.9625 V.

$V_{OUT\_4V}$  (Minimum): -3.8691 V.



**Figure 43** – Input: 300 VDC; 17 V and -4 V Load: 20 mA; 7.5 V Load: 65 mA – 1.13 A @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.105 V Offset.

CH3,  $V_{OUT\_17V}$ , 1 V / div., -17.67 V Offset.

CH4,  $V_{OUT\_4V}$ , 50 mV / div., 3.908 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.734 V.

$V_{OUT\_7.5V}$  (Minimum): 7.386 V.

$V_{OUT\_17V}$  (Maximum): 18.2 V.

$V_{OUT\_17V}$  (Minimum): 16.209 V.

$V_{OUT\_4V}$  (Maximum): -4.0677 V.

$V_{OUT\_4V}$  (Minimum): -4.0007 V.



**Figure 44** – Input: 300 VDC; 17 V and -4 V Load: 120 mA; 7.5 V Load: 65 mA – 1.13 A @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.105 V Offset.

CH3,  $V_{OUT\_17V}$ , 1 V / div., -16.63 V Offset.

CH4,  $V_{OUT\_4V}$ , 100 mV / div., 3.648 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.672 V.


$V_{OUT\_7.5V}$  (Minimum): 7.352 V.

$V_{OUT\_17V}$  (Maximum): 17.011 V.

$V_{OUT\_17V}$  (Minimum): 15.641 V.

$V_{OUT\_4V}$  (Maximum): -3.9713 V.

$V_{OUT\_4V}$  (Minimum): -3.7906 V.



**Figure 45** – Input: 375 VDC; 17 V and -4 V Load: 20 mA; 7.5 V Load: 65 mA – 1.13 A @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.105 V Offset.

CH3,  $V_{OUT\_17V}$ , 1 V / div., -17.67 V Offset.

CH4,  $V_{OUT\_4V}$ , 50 mV / div., 3.908 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.718 V.

$V_{OUT\_7.5V}$  (Minimum): 7.387 V.

$V_{OUT\_17V}$  (Maximum): 18.315 V.

$V_{OUT\_17V}$  (Minimum): 16.231 V.

$V_{OUT\_4V}$  (Maximum): -4.0652 V.

$V_{OUT\_4V}$  (Minimum): -3.9983 V.



**Figure 46** – Input: 375 VDC; 17 V and -4 V Load: 120 mA; 7.5 V Load: 65 mA – 1.13 A @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.105 V Offset.

CH3,  $V_{OUT\_17V}$ , 1 V / div., -16.63 V Offset.

CH4,  $V_{OUT\_4V}$ , 100 mV / div., 3.648 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.676 V.


$V_{OUT\_7.5V}$  (Minimum): 7.375 V.

$V_{OUT\_17V}$  (Maximum): 17.067 V.

$V_{OUT\_17V}$  (Minimum): 15.623 V.

$V_{OUT\_4V}$  (Maximum): -3.9624 V.

$V_{OUT\_4V}$  (Minimum): -3.79 V.



**Figure 47** – Input: 530 VDC; 17 V and -4 V Load: 20 mA; 7.5 V Load: 65 mA – 1.13 A @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.105 V Offset.

CH3,  $V_{OUT\_17V}$ , 1 V / div., -17.67 V Offset.

CH4,  $V_{OUT\_4V}$ , 50 mV / div., 3.908 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.722 V.

$V_{OUT\_7.5V}$  (Minimum): 7.396 V.

$V_{OUT\_17V}$  (Maximum): 18.523 V.

$V_{OUT\_17V}$  (Minimum): 16.285 V.

$V_{OUT\_4V}$  (Maximum): -4.0766 V.

$V_{OUT\_4V}$  (Minimum): -3.9959 V.



**Figure 48** – Input: 530 VDC; 17 V and -4 V Load: 120 mA; 7.5 V Load: 65 mA – 1.13 A @ 100 ms duration with 100 ms /  $\mu$ A slew rate.

Time per Division: 50 ms / div.

CH2,  $V_{OUT\_7.5V}$ , 200 mV / div., -7.105 V Offset.

CH3,  $V_{OUT\_17V}$ , 1 V / div., -16.63 V Offset.

CH4,  $V_{OUT\_4V}$ , 100 mV / div., 3.648 V Offset.

$V_{OUT\_7.5V}$  (Maximum): 7.687 V.

$V_{OUT\_7.5V}$  (Minimum): 7.372 V.

$V_{OUT\_17V}$  (Maximum): 17.162 V.


$V_{OUT\_17V}$  (Minimum): 15.617 V.

$V_{OUT\_4V}$  (Maximum): -3.9746 V.

$V_{OUT\_4V}$  (Minimum): -3.801 V.


## 12.3 InnoSwitch3-AQ Waveforms

### 12.3.1 Start-Up Waveforms




**Figure 49** – Input: 40 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 20 V / div., 100 ms / div.  
 $V_{DS}$  (Maximum): 124.4 V.  
 Derating: 13.82 %.




**Figure 50** – Input: 40 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 20 V / div., 100 ms / div.  
 $V_{DS}$  (Maximum): 126.8 V.  
 Derating: 14.09 %.



**Figure 51** – Input: 530 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.


CH1,  $V_{DS}$ , 100 V / div., 100 ms / div.  
 $V_{DS}$  (Maximum): 593.2 V.  
 Derating: 65.91 %.



**Figure 52** – Input: 530 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.


CH1,  $V_{DS}$ , 100 V / div., 100 ms / div.  
 $V_{DS}$  (Maximum): 600.8 V.  
 Derating: 66.76 %.

### 12.3.2 Steady-State Waveforms




**Figure 53** – Input: 40 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 20 V / div., 20  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 118.1 V.  
 Derating: 13.12 %.




**Figure 54** – Input: 40 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 20 V / div., 10  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 126.8 V.  
 Derating: 14.09 %.



**Figure 55** – Input: 530 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 100 V / div., 50  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 589.1 V.  
 Derating: 65.46 %.




**Figure 56** – Input: 530 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 100 V / div., 10  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 596.6 V.  
 Derating: 66.29 %.


## 12.4 SR FET Waveforms

### 12.4.1 Start-Up Waveforms




**Figure 57** – Input: 40 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 10 V / div., 100 ms / div.  
 $V_{DS}$  (Maximum): 29.28 V.  
 Derating: 14.64 %.




**Figure 58** – Input: 40 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 10 V / div., 100 ms / div.  
 $V_{DS}$  (Maximum): 53.74 V.  
 Derating: 26.87 %.



**Figure 59** – Input: 530 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 20 V / div., 100 ms / div.  
 $V_{DS}$  (Maximum): 110.4 V.  
 Derating: 55.2 %.




**Figure 60** – Input: 530 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 20 V / div., 100 ms / div.  
 $V_{DS}$  (Maximum): 110.4 V.  
 Derating: 55.2 %.




### 12.4.2 Steady-State Waveforms




**Figure 61** – Input: 40 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 5 V / div., 20  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 16.32 V.  
 Derating: 8.16 %.




**Figure 62** – Input: 40 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 10 V / div., 10  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 45.18 V.  
 Derating: 22.59 %.



**Figure 63** – Input: 530 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 20 V / div., 20  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 109.2 V.  
 Derating: 54.6 %.




**Figure 64** – Input: 530 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 20 V / div., 10  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 109.3 V.  
 Derating: 54.65%.




## 12.5 17 V Diode Waveforms

### 12.5.1 Start-Up Waveforms



**Figure 65** – Input: 40 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 10 V / div., 100 ns / div.  
 $V_{DS}$  (Maximum): 61.62 V.  
 Derating: 15.41 %.



**Figure 66** – Input: 40 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 10 V / div., 100 ns / div.  
 $V_{DS}$  (Maximum): 66.52 V.  
 Derating: 16.63 %.



**Figure 67** – Input: 530 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.


CH1,  $V_{DS}$ , 20 V / div., 100 ns / div.  
 $V_{DS}$  (Maximum): 95.4 V.  
 Derating: 23.85 %.



**Figure 68** – Input: 530 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.


CH1,  $V_{DS}$ , 20 V / div., 100 ns / div.  
 $V_{DS}$  (Maximum): 95.4 V.  
 Derating: 23.85 %.

### 12.5.2 Steady-State Waveforms




**Figure 69** – Input: 40 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 10 V / div., 20  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 35.66 V.  
 Derating: 8.92 %.




**Figure 70** – Input: 40 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 10 V / div., 10  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 56.22 V.  
 Derating: 14.01 %.



**Figure 71** – Input: 530 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 20 V / div., 20  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 95.3 V.  
 Derating: 23.82 %.




**Figure 72** – Input: 530 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 20 V / div., 10  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 95.1 V.  
 Derating: 23.78 %.


## 12.6 -4 V Diode Waveforms

### 12.6.1 Start-Up Waveforms




**Figure 73** – Input: 40 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 5 V / div., 100 ms / div.  
 $V_{DS}$  (Maximum): 29.09 V.  
 Derating: 14.55 %.




**Figure 74** – Input: 40 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 5 V / div., 100 ms / div.  
 $V_{DS}$  (Maximum): 32.08 V.  
 Derating: 16.04 %.



**Figure 75** – Input: 530 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.


CH1,  $V_{DS}$ , 20 V / div., 100 ms / div.  
 $V_{DS}$  (Maximum): 117.3 V.  
 Derating: 58.65 %.



**Figure 76** – Input: 530 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.


CH1,  $V_{DS}$ , 20 V / div., 100 ms / div.  
 $V_{DS}$  (Maximum): 118.3 V.  
 Derating: 59.15 %.

## 12.6.2 Steady-State Waveforms




**Figure 77** – Input: 40 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 10 V / div., 20  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 14 V.  
 Derating: 7 %.




**Figure 78** – Input: 40 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 5 V / div., 10  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 31.52 V.  
 Derating: 15.76 %.



**Figure 79** – Input: 530 VDC; 7.5 V Load: 65 mA; 17 V and -4 V Load: 120 mA.

CH1,  $V_{DS}$ , 20 V / div., 20  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 115.7 V.  
 Derating: 57.85 %.



**Figure 80** – Input: 530 VDC; 7.5 V Load: 1.3 A; 17 V and -4 V Load: 140 mA.

CH1,  $V_{DS}$ , 20 V / div., 10  $\mu$ s / div.  
 $V_{DS}$  (Maximum): 115.7 V.  
 Derating: 57.85 %.

### 13 Appendix A – CoilCraft Transformer Datasheet

MECHANICAL SPECIFICATIONS		PRODUCT DESCRIPTION	
MAXIMUM OVERALL DIMENSIONS		EP200 95W SMD FLUXBACK TRANSFORMER	
PARAMETERS	MMG INCHES	<b>PRELIMINARY</b>	
A1 LENGTH	30.00 1.181		
B1 WIDTH	22.50 0.886		
C1 HEIGHT	11.43 0.450		
D1 COPLANARITY	0.10 0.004		
CHECK DIMENSION "D", 100%			
		Customer: <i>Coilcraft</i> Cert. # 0013 Coil Design Data Customer E/M: ZC1826-AL Rev. Coil Sample/Tag: ZC1826-AL Date: 10.18.21 EMO: TBD Designer: S. Moody Layers: 2 PCB: Inductive Process Rev. 06-08-10	
NOTE: PINS 1&2 MUST BE SHORTED ON PCB. PINS 3&4&5 MUST BE SHORTED ON PCB. PINS 1&2&3&4&5 REMOVED FROM BOARD.		PACKAGING <input checked="" type="checkbox"/> T&R <input type="checkbox"/> TRAY 175 PCS. PER FULL REEL/TRAY <input type="checkbox"/> 7" REEL <input checked="" type="checkbox"/> 13" REEL	
<b>ELECTRICAL SPECIFICATIONS</b> *ALL ELECTRICAL SPECIFICATIONS @ 25°C*		<b>NOTES:</b> 1. AEC-Q200 Qualification Pending 2. Primary to Secondary Creepage Distance ≥ 5mm From Pins: 1,2,4,5,6,10,11,12 To Pins: 7,8 3. Designed for INN3996CQ from Power Integrations	
INDUCTANCE(UH) (CSC) 100% 100KHZ. 0.1V RMS. 0.4DC PINS MIN MAX 1-4 256 284	INDUCTANCE(UH) 100% 100KHZ. 0.1V RMS. 1.4DC PINS MIN MAX 1,2-4,5 230	LEAKAGE INDUCTANCE(UH) 100% 100. KHZ. 0.1V RMS PINS SHORT PINS MAX 1,2-4,5 7,8,10,11,12 2.5	
HI POT(Vrms) 100% VOLTAGE: FROM PINS TO PINS (APPLIED FOR 1 MINUTE) 3000 1,2,4,5 7,8,10,11,12 3000 7,8 10,11,12 1500 ALL PINS CORE	DC RESISTANCE (OHMS) 100% PINS MIN MAX 1-4 1.36 12-11 .075 11-10 .210 8-7 .026 2-5 1.67	TORQUE RATIO 100% Apply 0.05 Vrms. 30 KHZ to pins 1-4 MEASURE PINS: MIN MAX 12-11 .135 .144 11-10 .385 .412 8-7 .174 .185 2-5 .970 1.03	
WASHINGTON STATE DESIGN AND ALL INFORMATION CONTAINED HEREIN IS PROPRIETARY TO COILCRAFT AND SHOULD NOT BE DIVULGED WITHOUT PRIOR ENGINEERING CONSENT			



**14 Revision History**

<b>Date</b>	<b>Author</b>	<b>Revision</b>	<b>Description &amp; Changes</b>	<b>Reviewed</b>
07-Jan-22	JMR	1.0	Initial Release.	Apps & Mktg
10-Mar-22	PV	1.1	Corrected T1 Part Number.	Apps



**For the latest updates, visit our website: [www.power.com](http://www.power.com)**

Reference Designs are technical proposals concerning how to use Power Integrations' gate drivers in particular applications and/or with certain power modules. These proposals are "as is" and are not subject to any qualification process. The suitability, implementation and qualification are the sole responsibility of the end user. The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may be based on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein. No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

**Patent Information**

The products and applications illustrated herein (including transformer construction and circuits' external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at [www.power.com](http://www.power.com). Power Integrations grants its customers a license under certain patent rights as set forth at <http://www.power.com/ip.htm>.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, PowiGaN, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2019, Power Integrations, Inc.

**Power Integrations Worldwide Sales Support Locations****WORLD HEADQUARTERS**

5245 Hellyer Avenue  
San Jose, CA 95138, USA.  
Main: +1-408-414-9200  
Customer Service:  
Worldwide: +1-65-635-64480  
Americas: +1-408-414-9621  
e-mail: [usasales@power.com](mailto:usasales@power.com)

**CHINA (SHANGHAI)**

Rm 2410, Charity Plaza, No. 88,  
North Caoxi Road,  
Shanghai, PRC 200030  
Phone: +86-21-6354-6323  
e-mail: [chinasales@power.com](mailto:chinasales@power.com)

**CHINA (SHENZHEN)**

17/F, Hivac Building, No. 2, Keji  
Nan 8th Road, Nanshan District,  
Shenzhen, China, 518057  
Phone: +86-755-8672-8689  
e-mail: [chinasales@power.com](mailto:chinasales@power.com)

**GERMANY (AC-DC/LED Sales)**

Einsteinring 24  
85609 Dornach/Aschheim  
Germany  
Tel: +49-89-5527-39100  
e-mail: [eurosales@power.com](mailto:eurosales@power.com)

**GERMANY (Gate Driver Sales)**

HellwegForum 1  
59469 Ense  
Germany  
Tel: +49-2938-64-39990  
e-mail: [igbt-driver.sales@power.com](mailto:igbt-driver.sales@power.com)

**INDIA**

#1, 14<sup>th</sup> Main Road  
Vasanthanagar  
Bangalore-560052  
India  
Phone: +91-80-4113-8020  
e-mail: [indiasales@power.com](mailto:indiasales@power.com)

**ITALY**

Via Milanese 20, 3<sup>rd</sup> Fl.  
20099 Sesto San Giovanni (MI) Italy  
Phone: +39-024-550-8701  
e-mail: [eurosales@power.com](mailto:eurosales@power.com)

**JAPAN**

Yusen Shin-Yokohama 1-chome Bldg.  
1-7-9, Shin-Yokohama, Kohoku-ku  
Yokohama-shi,  
Kanagawa 222-0033 Japan  
Phone: +81-45-471-1021  
e-mail: [japansales@power.com](mailto:japansales@power.com)

**KOREA**

RM 602, 6FL  
Korea City Air Terminal B/D,  
159-6  
Samsung-Dong, Kangnam-Gu,  
Seoul, 135-728 Korea  
Phone: +82-2-2016-6610  
e-mail: [koreasales@power.com](mailto:koreasales@power.com)

**SINGAPORE**

51 Newton Road,  
#19-01/05 Goldhill Plaza  
Singapore, 308900  
Phone: +65-6358-2160  
e-mail: [singaporesales@power.com](mailto:singaporesales@power.com)

**TAIWAN**

5F, No. 318, Nei Hu Rd.,  
Sec. 1  
Nei Hu District  
Taipei 11493, Taiwan R.O.C.  
Phone: +886-2-2659-4570  
e-mail: [taiwansales@power.com](mailto:taiwansales@power.com)

**UK**

Building 5, Suite 21  
The Westbrook Centre  
Milton Road  
Cambridge  
CB4 1YG  
Phone: +44 (0) 7823-557484  
e-mail: [eurosales@power.com](mailto:eurosales@power.com)

